PATENT SPECIFICATION

(11) 1 566 407

(21) Application No. 52562/76 (22) Filed 16 Dec. 1976

(31) Convention Application No. 644854 (32) 29 Dec. 1975 in

(33) United States of America (US)

(44) Complete Specification Published 30 Apr. 1980

(51) INT. CL.³ H01L 27/10

(52) Index at Acceptance H1K 11A3 11C1A 11C1B 11D1 11D3 11D 1AA9 1CA 4C14 9R2 GAA H3T 2B7 2T3F MX



(54) MOSFET RANDOM ACCESS MEMORY CHIP

(71) We, MOSTEK CORPORATION a corporation organised and existing under the laws of the State of Delaware, United States of America and of 1215 West Crosby Road, Carrollton, Dallas County, Texas, United States of America, do hereby declare the invention for which we pray that a patent may be granted to us and the method by which it is to be performed to be particularly described in and by the following statement:-

This invention relates generally to integrated semiconductor circuits, and more particularly relates to random access memories of the type most conveniently fabricated using MOSFET technology.

10

25

35

Large scale integrated circuits have been used increasingly in recent years for storing digital data in random access memories having both read and write capability, as well as read only capability. In this type of circuit, binary address signals are applied from external control circuitry to the integrated circuit chip to identify a single binary memory cell in an array of several thousand. A large number of these integrated circuit chips are typically connected in parallel in a memory system with corresponding inputs common, except for one input which provides a method of selecting only one chip. In order to achieve maximum utility, the number of control signals to the chip is preferably reduced to a minimum by providing for automatic data processing within each individual integrated circuit chip. For economic reasons, it is also highly desirably to provide the greatest number of binary storage cells possible on a single integrated circuit chip. Attempts to increase the number of storage cells on each chip has heretofore increased the number of external connections to the chip, thus increasing the "pin count" of the package. The combination of the increased storage capacity and greater chip area and the requirement for a package having grea-

ter pin count materially increases the cost of the circuit because of greater material cost and reduced yields.

Random access read/write memories having 4,096 storage cells arrayed in 64 rows and 64 columns have been commercially produced. In order to specifically identify a single storage cell, twelve binary address signals are required, six to select a row and six to select a column. It is generally necessary to use nine pins to input data, control operation of such a circuit, and provide power, resulting in a required total of 21 pins. As a result, a 22 pin package has been used. Some desirable control and power supplies have been omitted to reduce the numbers of pins to eighteen but this type circuit requires many compromises. Using current semiconductor technology, a read/ write random access memory having 16,384 binary storage cells on a single chip is feasible, but this increases the number of address inputs required by two.

In U.K. Patent Application No. 50439/75 (Serial No. 1533997) (corresponding U.S. Patent Specification No. 3969706) a 4,096 bit random access read/write memory is disclosed which utilizes only a sixteen pin package. This is made possible by using the same six pins for both the row address and column address inputs to the package. This is made practical by using a separate column address strobe signal to place the column select function under the control of the external central control system. However, this circuit utilized separate input buffers for the row address signal and for the column address signals, and also separate row and column decode circuits disposed along adjacent edges of the memory array. The number of storage cells in this circuit can be increased to 16,384 which will retain a sixteen pin package merely by using the chip select pin as the seventh address input and externally decoding either the row or col50

55

60

65

70

75

80

85

Of

umn address strobe signal to provide the chip select function.

The present invention provides a MOS-FET integrated circuit chip comprising an array of storage cells disposed in rows and columns, the array having first and second contiguous edges disposed substantially at right angles, an address decode circuit disposed along the first edge of the array, a data processing circuit disposed along the second edge of the array, a plurality of conductive lines extending from the first edge through the array to the second edge for communicating column address signals from the address decoder circuit to the data processing circuit.

Preferably, each conductive line has a first portion extending parallel to the rows of storage cells and a second portion extending parallel to the columns of storage cells. The first portions of the conductive lines are preferably disposed between row enable lines coupled to the storage cells in the respective rows and are formed in the same level of interconnects as the row enable lines in the integrated circuit. Preferably, the second portions of the conductive lines are formed in a different level of interconnects from that of the row enable lines.

Preferably, the data processing circuit comprises a sense amplifier for each column, and means for selectively coupling each sense amplifier to input/output circuitry, the conductive lines comprising column enable lines for selectively activating the coupling means in response to the column address signals from the address decode

30

In the preferred embodiment of the invention, each conductive line enables two columns by coupling two adjacent sense amplifiers to the input/output circuitry. Each conductive line has a third portion extending parallel to the rows of storage cells, the first and third portions being formed at the same level of interconnects and the second portion being formed at a different level of interconnects from that of the first and third portions, the circuitry including level transition means interconnecting the first portion with the second portion and the second portion with the third portion of each conductive lines. The third portion of each conductive line is adapted to activate the coupling means for two adjacent sense amplifiers.

The integrated circuit chip may include a second array of storage cells similar to the first mentioned array, the second array having a first a first edge disposed in colinear alignment with the first edge of the first mentioned array and a second edge spaced apart from and disposed in parallel relationship to the second edge of the first mentioned array. The address decode circuit then extends along the first edges of both arrays, and a portion of the data processing circuit is disposed between the second edges of both arrays. In this case, the first mentioned and second arrays form halves of a balanced array of storage cells and the address decode circuit decodes both row address input signals and column address input signals received by the chip at different times.

The conductive lines may comprise both metalized portions and diffused region portions; or metalized portions and polycrystalline semiconductor layer portions; or polycrystalline semiconductor layer portions and diffused region portions.

An embodiment of the invention will now be described with reference to the accompanying drawings, wherein:-

Figure 1 is a schematic plan view of an integrated circuit chip in accordance with an embodiment of the present invention,

Figure 2 is a schematic diagram of a portion of the circuit illustrated in Figure 1, Figure 3 is a schematic diagram of one of the decode circuits illustrated in Figure 2,

Figure 4 is a more detailed schematic diagram of a portion of the circuit illustrated in Figure 2,

Figure 5 is a timing diagram which serves to illustrate the operation of the portion of the circuit illustrated in Figure 3;

Figure 6 is a schematic diagram illustrating a typical storage cell from the circuit of Figure 1; and

Figure 7 is a schematic circuit diagram illustrating an input buffer of the circuit of Figure 1.

Referring now to the drawings, an integrated circuit chip in accordance with an embodiment of the present invention is indicated generally by the reference numeral 10 in Figure 1, where the dimensions of the chip 10 are shown substantially to scale in Figure 1. The circuit includes 4,096 memory cells of the type illustrated in Figure 6. Each of these memory cells includes a capacitive storage node 12 and a field effect transistor 14 which are connected between a digit line 16 and the circuit 115 supply voltage 18, a row enable line 20 is connected to the gate of the transistor 14. Data is stored by bringing the row enable line 20 high to turn transistor 14 on, and then bringing digit line 16 to the desired voltage, either 0 volts for a logic "0" level or some positive voltage for a logic "1" level, on storage node 12, then turning the row enable line 20 off. Data is read from the storage cell by precharging line 16 to some 125 predetermined voltage, then bringing the row enable line 20 high to turn transistor 14 on, and then sensing a voltage change on the digit line 16, the magnitude of the change being representative of whether a logic "I"

70

75

80

85

90

95

100

15

20

25

60

or a logic "0" was stored in the cell. For convenience, these cells are designated by row and column as R_xC_y where x is the row and y is the column. For example, cells in the first row are designated R_1C_1 through R₁C₆₄ and the cells in the first column are designated R_1C_1 through $R_{64}C_1$, although only the cells common to rows 31-34 and columns C₁-C₄ are illustrated specifically in Figure 4.

As mentioned, a total of 4,096 storage cells similar to those illustrated in Figure 6 are provided on the chip 10. If desired, 16,384 cells can also be provided. One-half of the storage cells are located in the area defined by the dashed line 22 in Figure 1, and the other half in the area bounded by the dashed line 24. The storage cells in area 22 are arrayed in 32 parallel rows extending horizontally in Figure 1 and 64 columns extending vertically. Similarly, the cells in array 24 are arrayed in 32 horizontal rows and 64 vertical columns. Sixty-four amplifiers, one for each vertical column, are disposed between the two arrays of memory cells within the dotted area bounded by dashed line 26. The sense amplifiers are designated SA₁ - SA₆₄, with enlarged portions being illustrated in Figures 2 and 4 as will presently be described. An important advantage of the preferred embodiment of the invention is that balanced dynamic sense amplifiers with split sense lines of the type described in U.K. Patent Application No. 52563/76, (Serial No. 1566408) can be used. This type of dynamic sense amplifier requires direct access to both halves of the selected column, and the decode method herein disclosed provides such access. Thus, each of the sense amps $SA_1 - SA_{64}$ has true and complement digit lines, or sense buses, which are designated $C_1 - C_{64}$ and $\overline{C} - \overline{C}_{64}$, although only the first sixteen pairs of the digit lines are illustrated in Figure 2. Sixteen decoder circuits D_1 - D_{16} are

disposed in the area defined by dashed line 30, and sixteen decoder circuits D_{17} - D_{32} are located in the area defined by dashed line 32. Six address inputs A_0 - A_5 , which are schematically illustrated as wires ball bonded to metalized pads 34 - 39, respectively, are connected to six address buffers AB₀ -AB₅ disposed substantially in the areas indicated by the corresponding dashed lines. Each of the buffers AB_0 - AB_5 is preferably of the sample and hold type and produce true and complement address sig-

The address input buffer AB₀ is illustrated by way of example in Figure 7. Address input A_0 is applied to terminal 31, typically as either +0.8 volts or +1.8 volts, representing logic levels from bipolar TTL circuitry. The trap address node 33 is momentarily brought high while latch

address node 35 is low so that transistors 37, 39 and 41 are turned on. This results in a voltage near the voltage of address input A₀ being stored on nodes 43 and 45, and the reference voltage, typically +1.4 volts, being stored on node 47. After a short period, the "trap address" node 33 goes low, and the "latch address" node 35 goes high. The trapped voltages on nodes 45 and 47 are then capacitively boosted above the thresholds of transistors 49 and 51 by capacitors 53 and 55. The difference in conductance of transistors 49 and 51 due to the different voltages on nodes 45 and 47 is sensed by differential amplifier 53, the outputs of which are applied to a latch 55 which is set by the signal on the latch address input 35. This results in the complementary outputs A_0 and $\overline{A_0}$ assuming the appropriate logic levels. The outputs of the latch 55 are both at low levels until occurrence of the latch clock signal as described in the above referenced U.K. Patent Application No. 50439/75 (Serial No. 1533997).

The true and complement outputs from each of the address buffers AB₁ - AB₅ are applied in various combinations to the 32 decoders D₁ - D₃₂ as will hereafter be described in greater detail. The true and complement outputs from buffer AB₀ are used to select one of the two row enable outputs from each of the 32 decoders D_1 - D_{32} , as represented by lines A_1 and $\overline{A_0}$ in Figure 1, and are also used to control a multiplex circuit 40 to select which pair of outputs from two read/write amplifiers 42 are connected to a data I/O bus 44. Bus 44 is connected to a data input buffer 46 and to a data output buffer 48 generally in the manner disclosed in U.K. Patent Application No. 50439/75 (Serial No. 1533997).

Four control signals designated chip select (CS), row address strobe (RAS), column address strobe (CAS), and a read or write select signal WRITE are applied to inputs represented by bonding pads 50 - 53, respectively. Data input to the data input buffer 46 is applied to pad 54, and data output from the data buffer 48 leaves on pad 55. Four voltage supplies, including $V_{\rm DD}$, $V_{\rm BB}$, $V_{\rm CC}$ and ground, are applied to pads 56 - 59, respectively, thus providing a total of sixteen external connections to the chip. In the present circuit, V_{DD} is the maximum supply voltage and is equivalent to $V_{\rm GG}$ in U.K. Patent Application No. 50439/75 (Serial No. 1533997), and $V_{\rm BB}$ is more analogous to V_{DD} in the latter application. These external connections go to the pins of a conventional hermetically sealed in-line package. Control logic, including the read/write amplifier 42, multiplex circuit 40, input buffer 46, and output buffer 48, together with internal clock generators to accomplish all 130

70

95

100

120

20

30

70

75

80

85

90

95

105

115

120

necessary functions including that described in U.K. Patent Application No. 50439/75 (Serial No. 1533997) is located primarily in the area defined by broken line 60. Bonding pads 50 - 59 are not necessarily located in the positions indicated in Figure 1, however, and are illustrated only schematically.

Each of the decoders D_1 - D_{32} is preferably substantially as illustrated in Figure 3, which specifically illustrates decoder D_{17} . The decoder D₁₇ is comprised of transistors Q₁ - Q₅ which are connected in parallel between a precharge node 100 and ground. The precharge node 100 is precharged to near V_{DD} through a transistor Q₆ in response to a precharge signal P₁ on line 102, which goes to V_{DD}. Precharge node 100 is connected through transistor Q₇ to the gate of a transistor Q_8 , through transistor Q_9 to the gate of transistor Q₁₀, and through transistor Q_{11} to the gate of transistor Q_{12} . The gates of transistors Q₈ and Q₁₀ form row selected storage or control nodes RN_{33} and \overline{RN}_{34} , respectively, and the gate of transistor Q_{12} is column selected node CN.

The five sets of true and complement address signals $A_1 - A_5$ and $\overline{A}_1 - \overline{A}_5$ from the buffers AB₁ - AB₅ are applied to lines 104 -113 which extend vertically through all 32 of the decoders $D_1 - D_{32}$. The outputs A_0 and A_0 from buffer AB_0 are applied to circuitry 41 which produces $A_0(ROW)$ and $A_0(ROW)$ signals during a row address cycle which are applied to thirty-two decoders D_1 - D_{32} , and signals $A_0(COL)$ and $A_0(COL)$ signals during the column address cycle which are applied to a multiplex circuit 40. The gates of the five transistors Q_1 - A_5 of each of the decoders is connected to a unique combination of five of the ten true and complement row address lines 104 - 113. For example, the gates of transistors $Q_1 - Q_5$ may be connected to address lines A_1 , A_2 , A_3 , A_4 and A_5 , which is a binary representation of the number sixteen which is used in the decoder D_{17} . Except for the unique manner in which the gates of the transistors $Q_1 - Q_5$ of each decoder are connected to the five pairs of address lines, the remainder of the circuit illustrated within the dashed outline in Figure 3 is identical for all decoder circuits. Thus the nodes 100 may conveniently be called decode nodes.

55 A trap row decode signal TRD, a column enable signal CE, a row enable signal REA_0 , and a complement row enable signal REA_0 are applied to lines 114 - 117, respectively, which also extend through all 32 decoders. The row enable signals REA and REA₀ are generated by suitable AND gates represented at 118 and 120 in response to the address signals A₀(ROW) and row enable signal RE applied to terminal 122. Thus, either REA₀ or REA₀ is high, and the

other low, in complementary fashion in response to a row enable signal RE, produced at the appropriate time during the row cycle by the timing and control circuitry.

Line 116 for the REA₀ signal is connected to the drain node of transistor Q_8 , and a row enable line RE33 extends from the source node. The drain node of transistor Q₁₀ is connected to line 117 for the REA signal and the source node is connected to row enable line RE_{34} . The gate of transistors Q_8 and Q_{10} form row control nodes RN₃₃ and RN₃₄, respectively. The drain of transistor Q_{12} is connected to line 115, which carries the column enable signal CE, and the source is connected to column enable line CE_{17} . The trap row decode line 114 is connected to the gates of transistors Q₇ and Q₉. Line 124 is connected to the gate of transistor Q_{11} and is connected through transistor Q_{13} to $V_{\rm DD}$. The other end of line 124 is normally open. The gate of transistor Q_{13} is also connected to $V_{\rm DD}$ so as to permit node 124 to bootstrap by the stray capacitance of transistors Q_{11} as will hereafter be described.

There are sixty-four row enable lines RE1 R₆₄ which extend from the thirty-two decode circuits D_1 - D_{17} , and thirty-two column enable lines CE_1 - CE_{32} . As is best illustrated in Figure 2, the row enable lines RE₁ - RE₆₄ extend parallel along the rows of cells, although only row enable signals RE24 RE_{40} from decoders D_{12} - D_{21} , respectively, are illustrated in Figure 2. It will also be understood that although only columns 1 -16 are illustrated, all row enable lines RE_1 - RE_{64} extend from the decoders D_1 - D_{32} completely across all sixty-four columns of the array. Column enable lines CE₁ - CE₃₂ also extend from the respective decoders D - D₃₂ between the corresponding pairs of row enable lines extending from the same decoder. The row enable lines and the column enable lines extending horizontally from the decoders D₁ - D₃₂ are typically metalized lines. It will be noted, however, that each of the horizontal metalized portions of each column enable line terminates when it reaches a certain column and makes contact with a conducter at a different level in the integrated circuit, usually a diffused region or a polycrystaline semiconductor layer, and then proceeds parallel to the columns to the appropriate sense amplifier as best illustrated in Figure 2. For example, column lines CE₁₆ and CE₁₇ from decoders D₁₆ and D₁₇, respectively, transition from horizontal conductors to vertical conductors between the second and third columns and proceed downwardly and upwardly, respectively, to the row of sense amplifiers. Similarly, column enable signals CE_{15} and CE_{18} transition between the sixth and seventh columns and proceed downwardly 130

55

and upwardly, respectively, to the row of sense amplifiers. Each successive pair of column enable lines emanating from decoder circuits above and below the sense amplifier row, respectively, turns and proceeds toward the sense amplifiers after every four columns so that column enable lines CE₁₄ and CE₁₉ extend vertically through the array between columns 10 and 11, and column enable line CE_{13} and CE_{20} extend vertically between columns 14 and 15. This is continued until finally column enable lines CE₁ and CE₃₂ proceed to the sense amplifiers between columns 62 and 63, although this arrangement is not illus-

Each column enable line simultaneously enables two columns of the array as best seen in Figures 2 and 4. For example, column enable line CE_{16} enables sense amps SA_1 and SA_2 , while column enable line CE_{17} enables sense amps SA_3 and SA_4 . As previously described, two sets of true and complement data lines DL_1 , DL_1 and DL_0 , DL₀ extend along all sixty-four of the sense amps SA₁ - SA₆₄. The respective sense amps or "columns" are said to be enabled when the true and complement digit or sense lines are connected to the corresponding set of true and complement data lines. For example, the split digit lines C_1 and C_1 are connected to data lines DL_0 and DL_0 by transistors 150 and 152, and split digit lines C_2 and \overline{C}_2 are connected to the data lines \overline{DL}_1 and \overline{DL}_1 by transistors 154 and 156, respectively, when column enable line CE_{16} is active, i.e., high. Similarly, when column enable line CE_{17} is active, transistors 158 and 160 connect column lines C_4 and \overline{C}_4 to data lines DL_0 and \overline{DL}_0 , and transistors 162 and 164 connect column line C_3 and $\overline{C_3}$ to data lines DL_1 and DL_1 . Thus, it will be noted that data from the cells in two adjacent columns of the selected row are connected to the respective data line pairs DL_0 , $\overline{DL_0}$ and DL_1 , $\overline{DL_1}$, during each column address cycle in response to one column enable line CE_1 - CE_{32} being active. This data is sensed by the respective read/ write amplifiers 42 of Figure 1, which may function in the same manner as the sense amplifiers SA_1 - SA_{64} , and the output from one of the amplifiers 42 selected by the multiplexer 40 in response to column address signals $A_0(COL)$ and $\overline{A_0}(COL)$.

As mentioned, the horizontally extending row enable lines RE1 - RE64 and horizontally extending portions of the column enable lines CE₁ - CE₃₂ are typically formed by the metalized layer. The digit lines C1 - C64 and \overline{C}_1 - \overline{C}_{64} are normally formed by diffused regions in the semiconductor substrate. The vertical portion of the column enable lines CE_1 - $C\dot{E}_{32}$ may also be formed by diffused regions connected to the metal horizontal

portions of the lines by contact openings in the oxide or other insulating layers in the conventional manner. Where silicon gate technology is used to fabricate the device, as in the preferred embodiment of the present invention, the digit lines C_1 - C_{64} and $\overline{C_1}$ - $\overline{C_{64}}$ may be diffused regions, and the vertical portions of the column enable lines CE₁. CE_{32} formed by the polysilicon layer which forms the gates of transistors. The horizontal portions of the column enable lines and the row enabled lines would still be metal. In either event, it is necessary to slightly spread the column lines to provide space for the vertical portions of the column enable lines. For this reason, it is preferable to have the column enabled lines proceed from both above and below the row of sense amplifiers between the same columns in order to reduce the area which would otherwise be required.

The operation of the circuit 10 can best be understood by referring to Figure 5, which is a timing diagram of those signals relating to the addressing functions only of the circuit 10. As previously mentioned, the chip 10 can be operated by the external control circuitry exactly in the same manner as described in the above referenced U.K. Patent Application No. 50439/75 (Serial No. 1533997), and in the commercial embodiment designed to be pin-for-pin compatible. Row address signals are applied to inputs A_0 - A₅ at any time prior to a row address strobe signal RAS at terminal 51. During 100 this precharge period, precharge signal P₁ is high so that transistor Q₆ is turned on, and node 100 is precharged to V_{DD} less one threshold since all address lines 104 - 113 are low. During the precharge period, trap decode line 114 is driven to V_{DD} so that row nodes RN₃₃ and RN₃₄ are also precharged to V_{DD} less one threshold. Before precharge P₁ goes high, column bootstrap node 124 is charged to $V_{\underline{D}\underline{D}}$ less one threshold, typically +10 volts for V_{DD} is equal to +12 volts, as a result of transistor Q_{13} . Then when precharge signal P_1 goes high, node 124 is bootstrapped to about +16 volts by the stray capacitance of the thirty-two transistors Q₁₁ of the 32 decoders. As a result, column node CN_{17} is also charged to V_{DD} less one threshold. Upon the receipt of the row address strobe signal RAS at input 51, the precharge signal P₁, as represented by time line 200 falls from a high level to ground as represented by transition 200a, and the control logic generates the series of clock pulses necessary to automatically latch input buffers AB₀ - AB₅ to produce logic signals A₁ - A₅ as represented by transistion 202a on time line 202 in Figure 5. Since the precharge signal has gone low to turn transistor Q6 off, and the true or complement outputs from each of the address 130

75

85

90

buffers AB₀ - AB₅ goes high, the node 100 of 31 of the 32 decoders is discharged to ground as a result of one or more of the transistors Q_1 - Q_5 being turned on. As a result, the row nodes RN and RN and the column node CN of these 31 decoders are also discharged to ground. The node 100 for the selected one decoder in which all five transistors Q_1 - Q_5 remains off remains high as do nodes RN and RN, and column node CN. However, since column enable line CE is low, no column enable output is yet produced. The trap row decode line 114, as represented by time line 204, then falls from +12 volts to ground as represented by event 204a, thus turning transistors Q_7 and Q_9 off. This results in trapping a high voltage on row nodes RN and RN of the addressed decoder, and a low voltage on row nodes RN and RN of all other decoders. At the 20 same time, a row enable signal on node 122 causes either the REA, or REA₀ lines 116 or 117 to go high as represented by 206a on time line 206 of Figure 5. As a result, only one row enable line goes high, with all sixty-three others remaining low, thus enabling only those cells in the one enabled row. For example, if address line A_0 is high, and node 100 of decoder D_{17} is high, indicating that decoder 17 was addressed, then row enable line RE₃₃ will go high and all of the other row enable lines RE1 - RE32 and RE₃₄ - RE₆₄ will stay low. This results in the binary data being read from cells R₃₃ C₁ through R_{33} C_{64} by the sense amps SA_1 - SA_{64} . The address lines 104 - 113 that were 35 high will then return low as represented by event 202b, typically at the same time that lines 204 and 206 make transitions 204a and 206a. These three events occur automatically a predetermined period of time after the row address strobe RAS. The precharge signal also again goes high as represented by event 200b after events 202b, 204a and 206a have been completed, thus again precharging the nodes 100 of all decoder circuits D_1 D_{32} , as well as the column node CN, of all 32 decoders.

It will be noted that the bootstrap node 124 for the transistors Q₁₁, which is represented by line 208, transitions from about +16 volts down to about +10 volts, as represented at event 208a, as a result of the discharge of 31 of the 32 nodes 100. However, node 124 is driven back to +16 volts, as represented by event 208b as the 31 nodes 100 are again precharged as the transistors Q_6 are turned on at event 200b. Consequently, the nodes CN of all decoders D_1 - D_{32} can be fully charged to the same potential as the nodes 100, which is V_{DD} less one threshold when the precharge signal is around $V_{\rm DD}$. There are two advantages to having node 124 transition as above when compared to just connecting node 124 to

 ${
m V_{DD}}$ as in the conventional manner. First, during precharge, node CN more closely follows node 100 high due to a voltage above V_{DD} on node 124. Second, after discharge of 31 of 32 decoders, node 124 is one threshold below V_{DD} so that transistor Q_{11} is off in the selected decoder so long as node 100 was precharged to two thresholds below $V_{\rm DD}$ or greater. This prevents the bootstrap node ČN₁₇ from being discharged through transistor Q_{11} on the selected decoder when the column enable line goes high and bootstraps node CN_{17} above V_{DD} .

As previously mentioned, a row address strobe automatically causes one of the row enable lines RE_1 - RE_{64} to go high and all others to remain low. The control circuit logic also automatically causes each of the sense amps SA_1 - SA_{64} to sense the logic state of the storage cell R_xC_y and to switch the respective digit lines C and \overline{C} in accordance with the logic level sensed. As a result of reading the cell, the true column line C_v of each sense amplifier will be of one logic level and the corresponding complement column line \overline{C}_y will be at the other logic

Immediately after the input buffers AB₀ -AB₅ were latched up for the row address cycle, , the signals on address inputs A_0 - A_5 can be changed from those representing the row address of the desired cell to those representing the column address of the desired cell. Then in response to a column address strobe on input 52, the precharge line 102 again transitions from high to low, as represented by event 200c to again isolate the nodes 100 of all 32 decoders, followed by the appropriate decoder address lines 104 - 113 going high when the voltage on address inputs A_0 - A_5 are sampled and the buffers AB₀ - AB₅ latched up, as represented by event 202c. This again discharges 31 of the 32 nodes 100, as well as the corresponding column nodes CN. However, since transistors Q₇ and Q₉ were off prior to the precharge cycle 200b, all but one of the thirty-two row nodes RN and all but one of the thirty-two row nodes RN remain low. Both the RN and the \overline{RN} nodes from the 115 previously selected row decoder remain high but only one of the two signals REA₀ and $RE\overline{A}_0$ is high so only one row remains active. The one column node CN that is held high holds the corresponding transistor Q_{12} 120 on, so that when column enable clock line 115 goes high, as represented by event 210a on time line 210, the corresponding column enable line CE will also go high and thus become "active".

When the column enable line goes high, the true and complement column sense lines C_y and \overline{C}_y and C_{y+1} and \overline{C}_{y+1} of the two sense amplifiers addressed by the column 130

70

75

80

85

90

95

105

25

30

35

45

60

enable line are connected to the respective <u>pair</u> of data lines DL_0 and DL_0 and DL_1 and $\overline{DL_1}$. For example, if column enable line CE₁₆ goes high as a result of the column address signals, the column sense lines C₁ and C_1 are connected to data lines $D\underline{L}_0$ and $\overline{DL_0}$ and column sense lines C_2 and $\overline{C_2}$ are connected to data lines DL_1 and $\overline{DL_1}$ as a result of transistors 150, 152, 154, and 156 being turned on. Since all other column enable lines remain low, no other column sense lines are connected to the data lines.

One of the two read/write amplifiers 42 of Figure 1 detects the states of data lines DL₀ and DL₀ while the other detects the states of DL_1 and $\overline{DL_1}$. The multiplex circuit 40 of Figure 1 selects the output from one of the read/write_amplifiers dependent upon lines A_0 and \overline{A}_0 from buffer AB_0 during the column address period. The amplifier selected by the multiplex circuit 40 is connected to the data bus 44 which is connected to the data input buffers 46 and the data output buffer 48. As a result, the address function is the same whether reading or writing data. Further, since the column address function is in response to a column address strobe, a number of storage cells in a common addressed row can be sequentially addressed without repeating the row addressing sequence.

In the preferred embodiment of the invention illustrated, a single decode node is connected to activate either of two row enable lines which are selected by one address input and each decode node is also connected to activate one column enable line which in turn enables two sense amplifiers the outputs of which are selected by one address input. It will be appreciated, however, that the number of decode nodes could be doubled and one row enable line and one column enable line provided for each node, or any other convenient combination of decode nodes and row and column enable lines utilized.

An important advantage of the preferred embodiment of the present invention is that dynamic sense amplifiers each having balanced true and complement digit lines may be used because the column address information is available on each side of each sense amplifier at the true and complement data lines. This permits data to be written into either half of the memory array even though a dynamic sense amplifier is used because the sense amplifiers are not used in the write operation, only the read/write amplifier 42.

Reference is made to the copending divisional Application Nos. 1458/78 and 1459/78 (Serial No. 1566221 1566222).

WHAT WE CLAIM IS:-

1. A MOSFET integrated circuit chip, comprising:

an array of storage cells disposed in rows and columns, the array having first and second contiguous edges disposed substantially at right angles,

an address decode circuit disposed along

the first edge of the array,

a data processing circuit disposed along

the second edge of the array,

a plurality of conductive lines extending from the first edge through the array to the second edge for communicating column address signals from the address decoder circuit to the data processing circuit.

2. A chip according to Claim 1 wherein each conductive line has a first portion extending parallel to the rows of storage cells and a second portion extending parallel

to the columns of storage cells.

3. A chip according to Claim 2 wherein the first portions of the conductive lines are disposed between row enable lines coupled to the storage cells in the respective rows and are formed in the same level of interconnects as the row enable lines in the integrated circuit.

4. A chip according to Claim 3 wherein the second portions of the conductive lines are formed in a different level of interconnects from that of the row enable lines.

5. A chip according to any one of Claims 2-4 wherein the data processing circuit comprises a sense amplifier for each column, and means for selectively coupling each sense amplifier to input/output circuitry, and wherein the conductive lines comprise column enable lines for selectively activating the coupling means in response to the column address signals from the address decode circuit.

A chip according to Claim 5 wherein 105 each conductive line enables two columns by coupling two adjacent sense amplifiers to

the input/output circuitry.

7. A chip according to Claim 6 wherein each conductive line has a third portion extending parallel to the rows of storage cells, the first and third portions being formed at the same level of interconnects and the second portion being formed at a different level of interconnects from that of the first and third portions, and further comprising level transition means interconnecting the first portion with the second portion and the second portion with the third portion of each conductive line.

A chip according to Claim 7 wherein the third portion of each conductive line is adapted to activate the coupling means for

two adjacent sense amplifiers.

9. A chip according to any one of 125 Claims 1-8 further comprising a second array of storage cells similar to the firstmentioned array, the second array having a first edge disposed in colinear alignment with the first edge of the first-mentioned 130

75

70

85

95

15

20

array and a second edge spaced apart from and disposed in parallel relationship to the second edge of the first-mentioned array, and

wherein the address decode circuit extends along the first edges of both arrays, and a portion of the data processing circuit is disposed between the second edges of both arrays,

whereby the first-mentioned and second arrays form halves of a balanced array of storage cells and the address decode circuit decodes both row address input signals and column address input signals received by the chip at different times.

10. A chip according to any one of Claims 1-9 wherein the conductive lines comprise both metalized portions and diffused region portions.

11. A chip according to any one of Claims 1-9 wherein the conductive lines comprise both metalized portions and polycrystalline semiconductor layer portions.

12. A chip according to any one of Claims 1-9 wherein the conductive lines comprise both polycrystalline semiconductor layer portions and diffused region portions.


 A MOSFET integrated circuit chip substantially as herein described with reference to the accompanying drawings.

> For the Applicants, CARPMAELS & RANSFORD, Chartered Patent Agents, 43 Bloomsbury Square, London WC1A 2RA.

35

Printed for Her Majesty's Stationery Office, by Croydon Printing Company Limited, Croydon, Surrey, 1980. Published by The Patent Office, 25 Southampton Buildings, London, WC2A 1AY, from which copies may be obtained.

4 SHEETS This drawing is a reproduction of the Original on a reduced scale
Sheet 1




1566407

COMPLETE SPECIFICATION


4 SHEETS





This drawing is a reproduction of the Original on a reduced scale

Sheet 3 4 SHEETS



4 SHEETS This drawing is a reproduction of the Original on a reduced scale
Sheet 4

