(54) Title: REPEATER CIRCUIT WITH HIGH PERFORMANCE AND NORMAL REPEATER MODES AND RESET CAPABILITY

(57) Abstract: Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability, is provided and described. In one embodiment, switches are set to a first switch position to operate the repeater circuit in the high performance repeater mode. In another embodiment, switches are set to a second switch position to operate the repeater circuit in the normal repeater mode.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:  
— with international search report
REPEATER CIRCUIT WITH HIGH PERFORMANCE AND NORMAL REPEATER MODES AND RESET CAPABILITY

5 CROSS REFERENCE TO RELATED APPLICATIONS

This patent application is a Continuation-In-Part of U.S. Patent Application Serial Number 10/864,271 by R. Masleid et al., filed on June 8, 2004, entitled "Stacked Inverter Delay Chain," with Attorney Docket No. TRAN-P326, assigned to the assignee of the present invention, and hereby incorporated by reference in its entirety.

10 This patent application is related to U.S. Patent Application Serial No. 10/874,879 filed on 12/5/2004, entitled "Repeater Circuit with High Performance Repeater Mode and Normal Repeater Mode", by R. Masleid et al., with Attorney Docket No. TRAN-P320, assigned to the same assignee of the present patent application, and hereby incorporated by reference in its entirety.


20 This patent application is related to U.S. Patent Application Serial Number 10/876,868 by R. Masleid et al., filed on 4/12/2004, entitled "Repeater Circuit Having Different Operating and Reset Voltage Ranges, and Methods Thereof," with Attorney
Docket No. TRAN-P32Z, assigned to the assignee of the present invention, and hereby incorporated by reference in its entirety.

BACKGROUND

FIELD

The present writing generally relates to repeater circuits. More particularly, the present writing relates to the field of repeater circuits with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability.

RELATED ART

In integrated circuit (IC) chip designs, signals (e.g., clock signals, logic signals, power signals, etc.) may propagate along "long" metal wires in comparison to minimum design sizes available in the fabrication process utilized. Propagation delay and distortion are some of the negative effects experienced by the signals propagating along the long metal wires. These negative effects can be minimized by reducing the RC constant of the metal wire. However, in some IC chip designs, the maximum reduction in the RC constant is not sufficient to meet the design specifications. Thus, other techniques are used. One approach involves inserting repeater circuits at periodic intervals along the long metal wires in order to amplify (or remove distortion) the signals as well as to reduce propagation delay (or maintain fast transition times).
SUMMARY

Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability, is provided and described. In one instance, switches are set to a first switch position to operate the repeater circuit in the high performance repeater mode. In another instance switches are set to a second switch position to operate the repeater circuit in the normal repeater mode.
BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the present invention.

Figure 1 illustrates a repeater circuit operating in a high performance repeater mode with fast reset capability in accordance with an embodiment of the present invention, showing switches in a first switch position.

Figure 2 illustrates a repeater circuit operating in a normal repeater mode in accordance with an embodiment of the present invention, showing switches in a second switch position.

Figure 3 illustrates the repeater circuit of Figure 2 with the inoperative components removed in accordance with an embodiment of the present invention.
DETAILED DESCRIPTION

Reference will now be made in detail to embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with these embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be recognized by one of ordinary skill in the art that the present invention may be practiced without these specific details.

In general, repeater circuits can be classified as a high performance repeater circuit or a normal repeater circuit. Other classifications are possible.

During the layout of an IC chip design, repeater circuits are inserted at periodic intervals along long metal wires in order to amplify (or remove distortion) signals as well as to reduce propagation delay (or maintain fast transition times). Typically, there is a wide selection of repeater circuits within each of the two classifications described above.

The selection of a repeater circuit may take into account the advantages and disadvantages of the available repeater circuits, as well as the environment in which the repeater circuit will be inserted.
However, once the IC chip design is fabricated, fabrication process variations can impair the operation of the selected repeater circuits in portions of the IC chip. It is possible that another type of repeater circuit would have operated properly despite the fabrication process variations.

Instead of having to choose between a high performance repeater circuit and a normal repeater circuit, the present invention provides a repeater circuit that can selectively operate in a high performance repeater mode or in a normal repeater mode. Thus, the operation mode of the repeater circuit can be selected to provide the best performance after the effects of fabrication process variations are known. In an embodiment of the present invention, the repeater circuit 100 operates in a high performance repeater mode with fast reset capability (as shown in Figure 1) or in a normal repeater mode (as shown in Figure 2).

Figure 1 illustrates a repeater circuit 100 operating in a high performance repeater mode with fast reset capability in accordance with an embodiment of the present invention, showing switches 71-75 in a first switch position. As depicted in Figure 1, a plurality of switches 71-75 have been inserted at various nodes of the repeater circuit 100. The switches 71-75 can be implemented in any manner (e.g., programmable, static, etc.). When the switches are set at the first switch position illustrated in Figure 1, the repeater circuit 100 operates in the high performance repeater
mode with fast reset capability. However, when the switches are set at the second switch position illustrated in Figure 2, the repeater circuit 100 operates in the normal repeater mode. The transistor sizes given in Figures 1, 2, and 3 are exemplary. Other transistor sizes are possible.

Continuing with Figure 1, the repeater circuit 100 includes an input node 5, a rising edge drive circuit 210, a keeper circuit 220, a falling edge drive circuit 230, and an output node 7.

The rising edge drive circuit 210 has a NAND gate 10 coupled to the input node 5. The NAND gate 10 includes n-type Metal Oxide Field Effect Transistors (or nFET's) 12 and 14 and p-type Metal Oxide Field Effect Transistors (or pFET's) 16 and 18. Additionally, the output node 241 of the NAND gate 10 is coupled to output drive pFET 30. Moreover, the output node 241 of the NAND gate 10 is coupled to an upper delay circuit having two delay paths. A first delay path includes inverters 15A-15E and nFET 17. A second delay path includes inverter 15A and nFET 13, wherein the delay time of the first delay path is greater than the delay time of the second delay path. A rising edge reset pFET 19 is coupled to the nFET 13. Further, an upper half latch circuit 20 is coupled to nFET 13, rising edge reset pFET 19, and NAND gate 10. The upper half latch circuit 20 has nFET 22 and inverter 24.
The keeper circuit 220 includes inverters 42, 44, 46, and 48 coupled in series between the input node 5 and the output node 7.

Still referring to Figure 1, the falling edge drive circuit 230 has a NOR gate 50 coupled to the input node 5. The NOR gate 50 includes n-type Metal Oxide Field Effect Transistors (or nFET's) 52 and 54 and p-type Metal Oxide Field Effect Transistors (or pFET's) 56 and 58. Additionally, the output node 242 of the NOR gate 50 is coupled to output drive nFET 70. Moreover, the output node 242 of the NOR gate 50 is coupled to a lower delay circuit having two delay paths. A first delay path includes inverters 55A-55E and pFET 59. A second delay path includes inverter 55A and pFET 53, wherein the delay time of the first delay path is greater than the delay time of the second delay path. A falling edge reset nFET 57 is coupled to the pFET 53. Further, a lower half latch circuit 60 is coupled to pFET 53, falling edge reset nFET 57, and NOR gate 50. The lower half latch circuit 60 has pFET 62 and inverter 64.

Operation of the repeater circuit 100 in response to a falling edge (or transition from logic 1 to logic 0) at the input node 5 is now described. The falling edge at the input node 5 causes the output node 242 of NOR gate 50 to rise, generating the leading edge of a pulse. The rise in output node 242 of NOR gate 50 activates output drive nFET 70, causing output node 7 to fall. Moreover, the falling edge at input node 5 causes the node 243 of the keeper circuit 220 to fall, resetting the rising edge drive circuit 210 by activating the rising edge reset pFET 19.
Moreover, the rise in output node 242 of NOR gate 50 causes the first delay path (inverters 55A-55E) and the second delay path (inverter 55A) to fall, activating pFET 59 and pFET 53 respectively. Activation of both pFETs 59 and 53 initiates latching the lower half latch circuit 60 to logic high (or 1). Thus, the lower half latch circuit 60 causes the output node 242 of NOR gate 60 to fall, generating the trailing edge of the pulse. The fall in output node 242 of NOR gate 50 deactivates output drive nFET 70. The keeper circuit 220 weakly maintains the output node 7 at logic low (or 0), due to the small size of the transistors of the keeper circuit 220.

Additionally, the fall in output node 242 of NOR gate 50 causes the first delay path (inverters 55A-55E) and the second delay path (inverter 55A) to rise. Since the delay time of the second delay path (inverter 55A) is shorter, pFET 53 is deactivated shortly after the trailing edge of the pulse by the inverter 55A. In effect, the longer first delay path (inverters 55A-55E) is bypassed. Further, the rise in the second delay path (inverter 55A) releases the lower half latch circuit 60, terminating the pulse and enabling reset of the falling edge drive circuit 230 during operation of the repeater circuit 100 in response to a rising edge (or transition from logic 0 to logic 1) at the input node 5.

Hence, the repeater circuit 100 is immediately ready to respond to the rising edge (or transition from logic 0 to logic 1) at the input node 5. Finally, the first delay path (55A-55E) deactivates the pFET 59.
Operation of the repeater circuit 100 in response to a rising edge (or transition from logic 0 to logic 1) at the input node 5 is now described. The rising edge at the input node 5 causes the output node 241 of NAND gate 10 to fall, generating the leading edge of a pulse. The fall in output node 241 of NAND gate 10 activates output drive pFET 30, causing output node 7 to rise. Moreover, the rising edge at input node 5 causes the node 243 of the keeper circuit 220 to rise, resetting the falling edge drive circuit 230 by activating the falling edge reset nFET 57.

Moreover, the fall in output node 241 of NAND gate 10 causes the first delay path (Inverters 15A-15E) and the second delay path (inverter 15A) to rise, activating nFET 17 and nFET 13 respectively. Activation of both nFETS 17 and 13 initiates latching the upper half latch circuit 20 to logic low (or 0). Thus, the upper half latch circuit 20 causes the output node 241 of NAND gate 10 to rise, generating the trailing edge of the pulse. The rise in output node 241 of NAND gate 10 deactivates output drive pFET 30. The keeper circuit 220 weakly maintains the output node 7 at logic high (or 1), due to the small size of the transistors of the keeper circuit 220.

Additionally, the rise in output node 241 of NAND gate 10 causes the first delay path (inverters 15A-15E) and the second delay path (inverter 15A) to fall. Since the delay time of the second delay path (inverter 15A) is shorter, nFET 13 is deactivated shortly after the trailing edge of the pulse by the inverter 15A. In effect, the longer first delay path (inverters 15A-15E) is bypassed. Further, the fall in the second delay path
(inverter 15A) releases the upper half latch circuit 20, terminating the pulse and enabling
reset of the rising edge drive circuit 210 during operation of the repeater circuit 100 in
response to a falling edge (or transition from logic 1 to logic 0) at the input node 5.
Hence, the repeater circuit 100 is immediately ready to respond to the falling edge (or
transition from logic 1 to logic 0) at the input node 5. Finally, the first delay path (15A-
15E) deactivates the nFET 17.

Figure 2 illustrates a repeater circuit 100 operating in a normal repeater mode in
accordance with an embodiment of the present invention, showing switches 71-75 in a
second switch position. As depicted in Figure 2, when the switches 71-75 are set to the
second switch position, the repeater circuit 100 operates in a normal repeater mode.

Referring to Figure 2, switches 71, 72, and 73 are set to the second switch
position, disabling several components of the rising edge drive circuit 210. The
inoperative components are shown in a lighter color. In particular, nFET 12, pFET 18,
inverters 15A-15E, nFET 17, nFET 13, rising edge reset pFET 19, nFET 22, and
Inverter 24 are bypassed or disabled.

Similar, switches 73, 74, and 75 are set to the second switch position, disabling
several components of the falling edge drive circuit 230. The inoperative components
are shown in a lighter color. In particular, nFET 54, pFET 58, inverters 55A-55E, pFET
59, pFET 53, falling edge reset nFET 57, pFET 62, and inverter 64 are bypassed or disabled.

Figure 3 illustrates the repeater circuit 100 of Figure 2 with the inoperative components removed in accordance with an embodiment of the present invention. As shown in Figure 3, in the normal repeater mode, the repeater circuit 100 of Figure 2 is converted to a double inverter circuit 310 (having inverters 81 and 82) in parallel with a keeper circuit 220 including inverters 42, 44, 46, and 48. The inverter 81 includes nFET 92 (representing nFETs 52 and 14 of Figure 2) and pFET 91 (representing pFETs 56 and 16 of Figure 2). The inverter 82 includes nFET 96 (representing nFET 70 of Figure 2) and pFET 94 (representing pFET 30 of Figure 2).

In sum, the switches 71, 72, 73, 74, and 75 provide flexibility in operating the repeater circuit 100 in either the high performance repeater mode with fast reset capability or the normal repeater mode.

The repeater circuit 100 of Figure 1 configured into the high performance repeater mode with fast reset capability has several advantages over the repeater circuit 100 of Figures 2 and 3 configured into the normal repeater mode. First, the high performance repeater mode with fast reset capability configuration reduces propagation delay more than the normal repeater mode configuration. Secondly, the high performance repeater mode with fast reset capability configuration increases the interval
length between repeater circuits compared to the normal repeater mode configuration, reducing the number of repeater circuits needed.

Moreover, the fast reset capability enables the repeater circuit 100 (Figure 1) to (effectively) be immediately available to respond to the opposite edge transition at the input node 5 after the repeater circuit 100 has just completed responding to an edge transition at the input node 5. In particular, release of the half latch circuit (e.g., 20 or 60) by the inverter and transistor (e.g., inverter 15A and nFET 13, or inverter 55A and pFET 53) terminates the pulse generated by either the rising edge drive circuit or falling edge drive circuit respectively, readying the repeater circuit 100 for the opposite edge transition. Thus, the minimum pulse width acceptable at input node 5 can effectively be the pulse width of the pulse generated by either the rising edge drive circuit or falling edge drive circuit. Further, the fast reset capability increases tolerance to glitches at the input node 5.

The normal repeater configuration (Figures 2 and 3) provides less performance compared to the high performance repeater mode with fast reset capability configuration. Moreover, the keeper circuit 220 does not significantly affect performance of the double inverter circuit 310, since the transistor sizes of the keeper circuit 220 are relatively small. Moreover, the transistor sizes and transistor ratios of inverters 81 and 82 provide effective performance for normal repeater circuit applications.
Thus, the repeater circuit of the present invention enables use of a high performance repeater mode with fast reset capability configuration but allows a fail back configuration that is less aggressive (or complicated) for IC chip design consideration.

In effect, the normal repeater mode configuration is a "safe" mode while the high performance repeater mode with fast reset capability configuration is an "aggressive" mode.

In broad summary, the present disclosure describes a repeater circuit with high performance repeater mode and a normal repeater mode, wherein high performance repeater mode has fast reset capability. In one embodiment, switches are set to a first switch position to operate the repeater circuit in the high performance repeater mode. In another embodiment, switches are set to a second switch position to operate the repeater circuit in the normal repeater mode.

The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the Claims appended hereto and their equivalents.
CLAIMS

What is claimed is:

1. A repeater circuit comprising:
   a plurality of transistors; and
   a plurality of switches operative in a first switch position and in a second switch position, wherein said transistors and said switches are coupled to form a plurality of subcircuits, wherein if said switches are in said first switch position said subcircuits are arranged into a high performance repeater mode including first and second long delay circuits and first and second short delay circuits, wherein in said high performance repeater mode said first and second short delay circuits bypass said first and second long delay circuits to speed up availability after a response to an input edge transition, and wherein if said switches are in said second switch position said subcircuits are arranged into a normal repeater mode.

2. The repeater circuit as recited in Claim 1 wherein in said high performance repeater mode, said subcircuits include:
   a rising edge drive circuit;
   a falling edge drive circuit; and
   a keeper circuit.

3. The repeater circuit as recited in Claim 2 wherein said rising edge drive circuit includes:
a NAND gate coupled to an input of said repeater circuit;
an output p-type transistor device coupled to an output of said NAND gate and
coupled to an output of said repeater circuit;
an upper delay circuit coupled to said output of said NAND gate, wherein said
upper delay circuit includes said first long delay circuit and said first short delay
circuit; and
an upper half latch circuit coupled to said upper delay circuit and said NAND
gate.

4. The repeater circuit as recited in Claim 2 wherein said falling edge drive
circuit includes:
a NOR gate coupled to an input of said repeater circuit;
an output n-type transistor device coupled to an output of said NOR gate and
coupled to an output of said repeater circuit;
a lower delay circuit coupled to said output of said NOR gate, wherein said lower
delay circuit includes said second long delay circuit and said second short delay
circuit; and
a lower half latch circuit coupled to said lower delay circuit and said NOR gate.

5. The repeater circuit as recited in Claim 2 wherein said keeper circuit
includes:
a first inverter, a second inverter, a third inverter, and a fourth inverter arranged in series.

6. The repeater circuit as recited in Claim 1 wherein in said normal repeater mode, said subcircuits include:

   a double inverter circuit; and

   a keeper circuit arranged in parallel with said double inverter circuit.

7. The repeater circuit as recited in Claim 6 wherein said double inverter circuit is formed using particular transistors from a NAND gate of said high performance repeater mode and from a NOR gate of said high performance repeater mode.

8. A repeater circuit comprising:

   a rising edge drive circuit having a first plurality of switches operating in a first switch position and having a first long delay circuit and a first short delay circuit to bypass said first long delay circuit to speed up availability after a response to an input rising edge transition;

   a falling edge drive circuit having a second plurality of switches operating in a first switch position and having a second long delay circuit and a second short delay circuit to bypass said second long delay circuit to speed up availability after a response to an input falling edge transition; and
a keeper circuit, wherein if said switches are operated in a second switch position, said rising edge drive and falling edge drive circuits are converted into a double inverter circuit.

9. The repeater circuit as recited in Claim 8 wherein said rising edge drive circuit further includes:
   a NAND gate coupled to an input of said repeater circuit;
   an output p-type transistor device coupled to an output of said NAND gate and coupled to an output of said repeater circuit;
   an upper delay circuit coupled to said output of said NAND gate, said upper delay circuit including said first long delay circuit and said first short delay circuit; and
   an upper half latch circuit coupled to said upper delay circuit and said NAND gate.

10. The repeater circuit as recited in Claim 8 wherein said falling edge drive circuit further includes:
    a NOR gate coupled to an input of said repeater circuit;
    an output n-type transistor device coupled to an output of said NOR gate and coupled to an output of said repeater circuit;
    a lower delay circuit coupled to said output of said NOR gate, said lower delay circuit including said second long delay circuit and said second short delay circuit; and
a lower half latch circuit coupled to said lower delay circuit and said NOR gate.

11. The repeater circuit as recited in Claim 8 wherein said keeper circuit includes:

5 a first inverter, a second inverter, a third inverter, and a fourth inverter arranged in series.

12. The repeater circuit as recited in Claim 8 wherein said double inverter circuit and said keeper circuit are arranged in parallel.

13. The repeater circuit as recited in Claim 8 wherein said double inverter circuit is formed using particular transistors from a NOR gate of said falling edge drive circuit and from a NAND gate of said rising edge drive circuit.

14. A method of operating a repeater circuit in multiple modes, said method comprising:

inserting a plurality of switches in said repeater circuit having first and second long delay circuits and first and second short delay circuits;

if operation in a high performance repeater mode is desired, setting said switches to a first switch position, wherein in said high performance repeater mode said first and second short delay circuits bypass said first and second long delay circuits to speed up availability of said repeater circuit after responding to an input edge transition; and
if operation in a normal repeater mode is desired, setting said switches to a second switch position.

15. The method as recited in Claim 14 wherein in said high performance

      5 repeater mode, said repeater circuit includes:

      a rising edge drive circuit;

      a falling edge drive circuit; and

      a keeper circuit.

16. The method as recited in Claim 15 wherein said rising edge drive circuit includes:

      a NAND gate coupled to an input of said repeater circuit;

      an output p-type transistor device coupled to an output of said NAND gate and coupled to an output of said repeater circuit;

      an upper delay circuit coupled to said output of said NAND gate, said upper delay circuit including said first long delay circuit and said first short delay circuit; and

      an upper half latch circuit coupled to said upper delay circuit and said NAND gate.

17. The method as recited in Claim 15 wherein said falling edge drive circuit includes:

      a NOR gate coupled to an input of said repeater circuit;
an output n-type transistor device coupled to an output of said NOR gate and
coupled to an output of said repeater circuit;
a lower delay circuit coupled to said output of said NOR gate; said lower delay
circuit including said second long delay circuit and said second short delay
circuit; and
a lower half latch circuit coupled to said lower delay circuit and said NOR gate.

18. The method as recited in Claim 15 wherein said keeper circuit includes:
a first inverter, a second inverter, a third inverter, and a fourth inverter arranged
in series.

19. The method as recited in Claim 14 wherein in said normal repeater mode,
said repeater circuit includes:
a double inverter circuit; and
a keeper circuit arranged in parallel with said double inverter circuit.

20. The method as recited in Claim 19 wherein said double inverter circuit is
formed using particular transistors from a NAND gate of said high performance repeater
mode and from a NOR gate of said high performance repeater mode.
$\beta = 1.7$
$\alpha = 1/6$
$g = 8$

$m = \text{min. size}$

Figure 3
A. CLASSIFICATION OF SUBJECT MATTER
IPC 7    H03K19/0185   H03K19/017    H04L25/24

According to International Patent Classification (IPC) or to both national classification and IPC.

B. FIELDS SEARCHED
Minimum documentation searched (classification system followed by classification symbols)
IPC 7    H03K   H04L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched.

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)
EPO-Internal, WPI Data, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>US 2001/030561 A1 (ASANO HIDEO ET AL) 18 October 2001 (2001-10-18)</td>
<td>1, 2, 5, 6, 8, 11, 12, 14, 15, 18, 19</td>
</tr>
<tr>
<td></td>
<td>paragraphs ‘0176! – ‘0184!; figure 12</td>
<td></td>
</tr>
<tr>
<td></td>
<td>paragraphs ‘0072! – ‘0077!, ‘0083! – ‘0090!; figures 16, 18</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>US 5 497 105 A (OH ET AL) 5 March 1996 (1996-03-05) figure 2</td>
<td>1, 8, 14</td>
</tr>
<tr>
<td></td>
<td>column 5, line 10 – column 8, line 21; figures 2, 6A</td>
<td></td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of box C. Patent family members are listed in annex.

* Special categories of cited documents:
A* document defining the general state of the art which is not considered to be of particular relevance
E* earlier document but published on or after the international filing date
L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
O* document referring to an oral disclosure, use, exhibition or other means
P* document published prior to the international filing date but later than the priority date claimed

X* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
&S* document member of the same patent family

Date of the actual completion of the international search: 6 September 2005
Date of mailing of the international search report: 13/09/2005

Name and mailing address of the ISA:
European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk
Tel. (+31-70) 340-2400, Tx. 31 651 epos nl,
Fac. (+31-70) 340-3016

Authorized officer: Moll, P
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>JP 2001222474 A</td>
<td>17-08-2001</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SG 105481 A1</td>
<td>27-08-2004</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2005149659 A1</td>
<td>07-07-2005</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2003120848 A1</td>
<td>26-06-2003</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2004139257 A1</td>
<td>15-07-2004</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2004199690 A1</td>
<td>07-10-2004</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2004243753 A1</td>
<td>02-12-2004</td>
</tr>
<tr>
<td></td>
<td></td>
<td>AU 1333901 A</td>
<td>30-04-2001</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO 0129678 A1</td>
<td>26-04-2001</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2003231040 A1</td>
<td>18-12-2003</td>
</tr>
</tbody>
</table>