



- (51) International Patent Classification:
H01L 29/66 (2006.01) *H01L 29/78* (2006.01)
- (21) International Application Number:
PCT/US2018/038678
- (22) International Filing Date:
21 June 2018 (21.06.2018)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
62/523,704 22 June 2017 (22.06.2017) US
- (71) Applicant: **TOKYO ELECTRON LIMITED** [JP/JP];
3-1, Akasaka 5-chome, Minato-ku, Tokyo 107-6325 (JP).
- (72) Inventors; and
(71) Applicants (for US only): **SMITH, Jeffrey** [US/US];
NanoFab 300 South, 255 Fuller Road, Suite 244, Albany, NY 12203 (US). **DEVILLIERS, Anton J.** [US/US];
NanoFab 300 South, 255 Fuller Road, Suite 244, Albany, NY 12203 (US). **TAPILY, Kandabara N.** [ML/US];
NanoFab 300 South, 255 Fuller Road, Suite 244, Albany, NY 12203 (US).
- (74) Agent: **GARLEPP, Edwin D.** et al.; Oblon, McClelland, Maier & Neustadt, L.L.P., 1940 Duke Street, Alexandria, VA 22314 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

(54) Title: BURIED POWER RAILS




FIG. 1

(57) Abstract: Aspects of the disclosure provide a semiconductor device and a method for manufacturing the semiconductor device. The semiconductor device includes a power rail formed in an isolation trench. The power rail is covered by a dielectric cap that isolates the power rail from conductive pattern structures on the dielectric cap. Further, an opening is selectively formed in the dielectric cap and is filled with conductive material to selectively connect a conductive pattern structure with the power rail.

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

BURIED POWER RAILS

PRIORITY CLAIM AND CROSS-REFERENCE

[0001] This present disclosure claims the benefit of U.S. Provisional Application No. 62/523,704, "Method to Self-align Buried Power Rails and Below-device Wiring for Random and Non-random Logic Applications and Designs" filed on June 22, 2017, which is incorporated herein by reference in its entirety.

TECHNICAL FIELD

[0002] The present disclosure describes embodiments generally related to semiconductor devices and manufacturing process.

BACKGROUND

[0003] The present disclosure relates to a method of manufacturing a semiconductor device such as an integrated circuit and transistors and transistor components for an integrated circuit. In the manufacture of a semiconductor device (especially on the microscopic scale), various fabrication processes are executed such as film-forming depositions, etch mask creation, patterning, material etching and removal, as well as doping treatments, are performed repeatedly to form desired semiconductor device elements on a substrate. Historically, with microfabrication, transistors have been created in one plane, with wiring/metallization formed above, and have thus been characterized as two-dimensional (2D) circuits or 2D fabrication. Scaling efforts have greatly increased the number of transistors per unit area in 2D circuits, yet scaling efforts are running into greater challenges as scaling enters single digit nanometer semiconductor device fabrication nodes.

SUMMARY

[0004] This invention pertains to device fabrication of both random and non-random logic incorporating either fin field effect transistor (FINFET), nanowires, nanosheets, or complimentary stacked nanowires and/or nanosheets. Within standard logic cells, power to the devices (e.g., transistors) is supplied to the source/drain contacts through power rails in back-end of line (BEOL) metal layers.

The power rails typically run across adjacent cells in an orientation that is typical referred to as east-west orientation. Since the power rails need to supply power to a number of cells, the power rails are often implemented with much larger sizes (e.g., larger width) compared to standard routing tracks / signal lines that are used within the cells. Typically the size difference of the power rail compared to a normal routing line can be as large as 3 to 4 times, thus the power rails utilize significant amount of area within the cell design. The larger critical dimension of the power rails is needed in order to maintain an adequate resistance through the rail in order to maintain adequate power distribution targets including IR drop and frequency of which the power rails need to be supplied within the device.

[0005] An approach has been devised to reduce the lateral (width) size of the power rails through making them deeper (e.g. higher aspect ratio) in size in order to allow a smaller top-down cross-section (e.g., smaller width metal lines) while effectively keeping the total metal volume in the power rail either the same or increased. The increase in aspect ratio provides for lower resistance across the power rail which provides the ability to maintain improved IR drop and frequency of which the power rail needs to be supplied. Simply increasing the aspect ratio of the power rail in the BEOL is often difficult as it would drive larger aspect-ratio vias to connect signal lines to the device (e.g. higher via resistance), or would require the signal lines to also have similar aspect ratio which would cause increased capacitance between tracks in the BEOL. One approach includes "burying" or positioning the power rails underneath a physical device (e.g. transistor), where the aspect ratio of the power rail can be increased independent of the signal lines in the BEOL, this providing a means to significantly lower resistance through the power rail without driving any negative impact to either via resistance or capacitance in the BEOL. In this method, power is supplied to the metal contacts through a bottom-up approach as opposed through the conventional pull-down approach.

[0006] Burying the power rail under the physical device allows cell footage reduction. For example, generally cells are realized as fixed-height, variable-width cells in standard cell layout library. The fixed height enables cells to be placed in rows, and eases the process of automated layout design. The row direction is the orientation that is referred to as east-west orientation, and a direction that is

perpendicular to the east-west orientation is referred to as north-south orientation. With this naming convention, M0 would typically contain lines running in an east-west orientation while M1 would have lines running in a north-south orientation. Subsequent metal layers would run perpendicular with respect to the preceding metal layers.

[0007] Burying the power rail under the physical device allows for the cell height of the standard cell to be defined solely by the number of routing tracks or signal lines as opposed to a combination of power rails and routing tracks. This provides the ability to scale easily down from a 6.0 to 6.5 routing tracks (6.5T) cell height (assuming either a power rail width equal to either 2 or 3 times that of a routing track line) to a 5.0 routing track cell height through incorporation of this concept, even if the number of actual routing tracks are the same.

[0008] Connections to either Vss or Vdd from neighboring cells (in the north-south direction) can be done along a common power rail. In an example, a power rail (e.g., Vdd) is located underneath between an upper row of standard cells and a lower row of standard cells. The power rail runs in the east-west orientation. The cells in the upper row are north-facing, and the cells in the lower row are southern-facing, and can use commonly the power rail as Vdd power supply for example. The power rail can be tapped by the north-facing cells in the upper row and can likewise be tapped by the adjacent southern-facing cells in the lower row. For the case of a large non-buried rail, this can be accommodated since there is adequate space on the rail to make both connections, and those connections are done from a top-down integration approach where a via is transferred through the rail to the metal drain (such as a channel or a tunnel for metallization) underneath. Accordingly, any alignment done in either the lithography or patterning will be directly transferred by the etch process. Regarding the embodiment of a buried rail, however, the power rail can be encased either within the shallow-trench isolation (STI) or within the bulk silicon and STI together, depending on how large of an aspect ratio is necessary to meet resistance specifications. Making a connection down through the oxide fill of the replacement metal drain and landing on the metal rail and not the STI physically adjacent to the rail can be difficult to execute. Any placement error would result in additional metal fill of the rail since the next steps of the process

would be to metalize the metal drain after making connection to the buried rail. Conversely, any placement error where inadequate connection is made to the power rail provides a significant resistance penalty, especially in designs in which the connection between rail and metal drain is less than 12nm in size.

[0009] For cases where two source/drain contacts from two neighboring cells in the north-south orientation are pulling down from a common power rail, the source/drain contacts or electrodes between both standard cells can actually be shared which enables the placement of the via connecting to (a) be increased in diameter in order to improve via resistance, and (b) placed any place within the width of the power rail, thus providing some edge-placement error (EPE) relief.

[0010] Several additional challenges arise with the integration of burying power rails underneath the active device. These problems are also affected by several factors including the size of the rail to be used, location in the integration process sequence that the buried rail is to be implemented, the placement of the buried power rails in proximity to silicon or SiGe fin structures (or Si / SiGe fin superlattice used in the nanosheet gate-all-around (GAA) process), density and location of where these rails are tapped (both within a single standard cell as well as between two adjacent cells in the north-south orientation), the metal used for the buried rail along with any associated liners required for metallization of the rail and its subsequent connection to the metal drain, and thermal restrictions of how and where in the integration the buried power rail is created.

[0011] Example embodiments herein primarily focus on describing application for buried power rails. This application is non-limiting though. Embodiments herein can be extended to cover any back-side wiring such as routing lines or local interconnect or cell-to-cell interconnect lines that exist below the physical device, as well as buried power distribution networks supplying the power rails directly from the back of the wafer.

[0012] Currently there is no method to self-align any wiring done on the bottom-end of the physical device. This is regardless of whether the wiring includes buried power rails, buried wordline for memory, buried interconnect lines, buried routing lines, buried inter-cell wiring lines for logic, et cetera.

[0013] Enabling the multiple method of self-alignment as disclosed herein provides the ability to significantly scale cell height for logic designs from current 6.5T down to 5T or even further below, if implemented in conjunction with other scaling concepts such as complimentary FET stacked nanosheet architectures, in which 4T or even 3T cell heights would be feasible with buried power rails. This also eventually provides a mechanism in which cells themselves can be stacked overtop of one another. In some examples, complimentary stacked nano-sheets (PMOS over NMOS) are disclosed. Such stacked devices can be used with embodiments herein of buried back-side wiring to extend to multiple cell stacking where placement of wires and/or other wiring can be done either below a physical device, in-between multiple physical devices, as well as above a physical device, as is currently the method for metallization.

[0014] Of course, the order of discussion of the different steps as described herein has been presented for clarity sake. In general, these steps can be performed in any suitable order. Additionally, although each of the different features, techniques, configurations, etc. herein may be discussed in different places of this disclosure, it is intended that each of the concepts can be executed independently of each other or in combination with each other. Accordingly, the present invention can be embodied and viewed in many different ways.

[0015] Aspects of the disclosure provide a semiconductor device. The semiconductor device includes a power rail formed in an isolation trench and optionally extending down into the bulk silicon. The power rail is covered by a dielectric cap or with a second deposition of STI oxide to isolate the power rail from the HKMG (high-k metal gate), gate electrodes, and even source/drain electrodes. Further, an opening can be formed in the dielectric cap and filled with conductive material to selectively connect a source/drain electrode with the power rail.

[0016] Aspects of the disclosure provide a method for manufacturing a semiconductor device. The method includes forming, in an isolation trench and optionally extending down into the bulk silicon, a power rail. Further, the method includes top-covering the power rail with a dielectric cap to isolate the power rail from conductive pattern structures on the dielectric cap. Then, the method includes

selectively forming an opening in the dielectric cap and filling the opening with conductive material to selectively connect a conductive pattern structure with the power rail through the filled opening. The dielectric cap material can be different from the surrounding STI oxide in order to provide some means of self-alignment through etch selectively when forming via structures which will connect the power rail to the source/drain electrode. The deposition of this capping material can be done through either (a) conventional fill, CMP, and recess process, or more-preferably, through (b) a selective deposition process in which the cap material is selectively deposited on the upper surface of the buried metal rail.

BRIEF DESCRIPTION OF THE DRAWINGS

[0017] Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

[0018] Figs. 1-20 show various schematic views of intermediate stages during a semiconductor manufacturing process according to some embodiments of the disclosure;

[0019] Figs. 21-30 show various schematic views of intermedia stages for forming buried power rail according to some embodiments of the disclosure; and

[0020] Figs. 31-39 show various schematic views of intermedia stages for forming buried power rails according to some embodiments of the disclosure.

DETAILED DESCRIPTION

[0021] The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments

in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

[0022] Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature’s relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

[0023] Disclosures herein provide for the method of self-aligning buried power rails for both random and non-random logic cells. The buried power rail has multiple locations for insertion into a given logic integration flow: (a) directly on the bulk silicon for a standard fin field effect transistor (FinFET) process; (b) directly on SiGe epitaxy film above bulk silicon for SiGe P-type metal-oxide-semiconductor (PMOS) channel process; (c) directly on a Si / SiGe multi-layer stack for nanowire and/or nanosheet processing; or (d) after the FinFET or Si/SiGe FIN stack has been patterned and filled in with STI oxide.

[0024] General, dummy FIN patterns are added in layout to uniform pattern density in order form uniform processing environment. During processing, for example, the dummy FIN patterns are removed at certain time to create room for or define the spaces where isolation regions will ultimately be formed to separate the individual FinFET devices from one another. The dummy FIN pattern removal is referred to as FIN cut. The dummy FIN pattern removal can happen before the FIN etch process, for example by removing dummy patterns in a hard mask layer for masking FIN etch, which is referred to as CUT-first approach. The dummy FIN pattern removal can happen in the middle of the FIN etch process, which is referred to as CUT-

middle approach. The dummy FIN pattern removal can happen after FIN formation, which is referred to as CUT-last approach. CUT-last approach can improve process uniformity.

[0025] For the case of forming the buried rails for applications (a), (b), and (c), the rail can be patterned and etched to a fixed distance prior to any patterning of Si, SiGe, or stacked Si/SiGe FINs. Thus, the full rail depth will be transferred during the FIN etch process, such as in a similar manner as dual damascene method for back end of line (BEOL). This approach can cause FIN etch processes to be done either CUT-middle or CUT-first, and not CUT-last as is currently favored by semiconductor manufacturers for advanced technology.

[0026] The FIN CUT-last approach can distort the depth and shape of the buried rail. Like-wise for the case of forming deep but narrow rails, which will be important to maintain resistance control, this may leave deep trenches with very limited space between them adjacent to patterned fins, which may cause some distortion in the physical power rail size and/or shape, which may have equally concerning issues for electrical parameters. Additionally for the case of FINFET applications, the bulk silicon, after the formation of the power rail and adjacent FINs, may be subject to a number of implantation steps, and it will be difficult to control the implant nature into the region bordering the rail etched within the bulk silicon. Such integration schemes are possible and have just been described, but would have some limitations in implementation. For option (d) in which the buried rail is patterned after FIN etch and STI fill / CMP, this is the preferred embodiment for incorporation of buried power rail.

[0027] In this embodiment, the buried rail is patterned on top of the STI oxide and transferred through the STI oxide, either stopping well within the depth of the STI oxide, or completely through the depth of the STI oxide and extending into the bulk silicon. The ultimate depth of the power rail into the bulk silicon will be dependent on the desired aspect ratio of the buried rail, and is usually defined by the choice of metal used and the required resistance of the buried power rail in order to meet power-distribution network specifications such as IR drop, frequency of contacting and supplying power to the rails, and design rule compliance for the frequency of

supplying power to the rails and impact of routing upper metal layers based on this frequency and its impact on area scaling from a routing perspective. For the case of a wide (1.5T to 4T wide rail compared to a routing line) power rail the aspect ratio of this trench is on the order 2.5 to 5.0. A deep and narrow rail, which may have additional benefits, will have up to 3X the aspect ratio, or 7.5 to 15.0. This etch process will produce a very thin ($< 12\text{nm}$) STI oxide that can be as deep as the intended depth of the buried power rail within the STI. The challenges with transferring these narrow trenches within the oxide filling between the FINs include topole margin and distortion of the spacing between the buried power rails, which is critical for parasitics.

[0028] In some embodiments, a narrow buried rail can be formed, through a self-alignment process. For example, an initial trench of the size of 1.5T to 4T power rail is etched through the STI. Once the intended depth of the buried power rail is reached, an etch-selective film can be conformally deposited within the trench to form a "spacer" on both sides of the trench. This etch-selective material can then go through a normal "spacer-open" etch to remove the conformal deposition at the very bottom of the trench, leaving only etch-selective materials along the side-wall of the wide trench. Oxide or other dielectric liner and/or fill material can then be selected to fill in the remainder of the trench and is then planarized (such as by CMP) or dry-or-wet recessed down to expose an "A/B" matrix where A is STI oxide or fill oxide and B is the etch selective material within the trench. A non-aggressive etch process can then be used to exhume the etch-selective material "B" which will cause two identical trenches to be formed. The two trenches will be identical since they were both originally formed through a single conformal deposition process. There are multiple low-aggressive etch processes which will prevent the oxide between the two adjacent narrow trenches to collapse. One such process is chemical oxide removal (COR) vapor-phase etch in which selectivities up to a hundred to one can be achieved, as well as other quasi Atomic Layer Etching (ALE) and wet and or dry etches.

[0029] Once the self-aligned trenches are formed to produce adjacent buried rails, the power rails can then be metalized.

[0030] The choice of metallization for buried power rails affects where in the integration flow the rail is formed and metalized. For the case of forming and metalizing the buried rails well before spike-anneal on S/D epi is executed, the metal need to have very good thermal characteristics on oxide. For example, the metal should be able to be stable under spike anneal temperatures, which can range between 700C and 1100C, as well as any deposition temperatures of films to be used in the metal gate. For the embodiment in which the buried rail is placed before metal gate deposition and S/D spike anneals, this would preclude the use of metals such as copper (< 450C thermal stability), cobalt, or aluminum. In some embodiments, ruthenium is selectable for metalizing a buried power rail at this point in the integration given that it has excellent thermal stability over oxide, and can also be deposited into the deep trench using a bottom-up deposition process.

[0031] According to an aspect of the disclosure, techniques herein include bottom-up self-alignment of the power rail to the metal drain by using an etch-selective cap over the recessed ruthenium (or any other metal). In some embodiments, the cap is formed using a selective deposition process to deposit dielectric on metal (DoM). For the case of ruthenium, the cap can be (a) dielectric and have adequate size to be a true dielectric between the power rail and metal drain located above the rail, or (b) etch-selective to the bordering STI oxide or dielectric liner, (c) dielectric between the power rail and any over-hanging gate electrode, and (d) that the height of the dielectric cap will in effect define the ultimate placement of the HKMG and gate electrode with respect to the top of the buried power rail, and that this deposition amount can be controlled in order to control capacitance between the power rails and the gate electrode. The incorporation of the etch-selectivity nature of the cap ensures that when the metal drain is opened, that a self-aligned etch process can be employed in which the cap can be opened without further opening the STI oxide along the axis of the buried rail as the physical separation between the buried power rail and any silicon or Si / SiGe fin structure must also be well controlled. This also enables the full metal drain to open the cap to the buried power rail and control the tap to be the same identical size of the initial buried rail trench, which is also identical to the size of the buried power rail itself minus further deposited liners

within the trench. This allows for complete freedom of the size of the metal drain to be used, which is beneficial for area-scaled devices where pin access is limited.

[0032] For detailed description of some embodiments herein, the metal filling is considered to be executed after the FIN etch and subsequent to the final STI fill, and polished down to the top of the fin structures. Although example embodiments focus on buried power rails, techniques herein can be extended to cover any back-side wiring such as routing lines or local interconnect or cell-to-cell interconnect lines that exist below the physical device.

[0033] Example embodiments below illustrate process flow for a complimentary stacked nanosheet device (CFET). Note that the integration process flow is similar for use with fabrication of FINFET, laterally stacked nanowires and/or nanosheet, and SiGe channel FINFET devices.

[0034] A semiconductor process that uses the bottom-up self-alignment of the power rail to the metal drain by using an etch-selective cap over the recessed ruthenium is described with reference to FIG. 1-FIG. 14.

[0035] Fig. 1 a shows a schematic view of a portion of a semiconductor device 100 during a semiconductor manufacturing process according to some embodiments. In the Fig. 1 example, the Si / SiGe FIN etch has been completed and a Pad oxide / SiN cap is left on the top of the FIN. In this particular situation, the FIN etch has already been done prior to the FIN etch process. This means that the silicon underneath the STI is considered to be "flat" in the areas between FINs. With a FINCUT-last approach, dummy FINs are etched before this step which provides deep recesses within the silicon between FINs which makes forming buried power rails more problematic. Thus, incorporating a FINCUT-first or FINCUT-middle approach for FIN pattern definition is preferred for incorporating buried power rail into this example integration. The following figure shows an example result.

[0036] Fig. 2 shows a schematic view of the semiconductor device 100 after shallow trench isolation (STI) is done through deposition of oxide and CMP-back to the top of the Si/SiGe FIN structure.

[0037] Fig. 3 shows a schematic view of the semiconductor device 100 after generating patterns for rail trench in a photoresist layer. In the Fig. 3 example, the a multi-layer photolithography stack is used for pattern transfer. The multi-layer photolithography stack includes a bottom layer of spin-on carbon (SOC), a middle layer of Si-containing anti-reflective coating (SiARC), and a top layer photoresist. In an example, the patterns in the photoresist are first transferred to the middle layer SiARC and the bottom layer SOC. Then, the patterns in the middle layer SiARC and the bottom layer SOC are transferred down to the STI oxide, for example, via rail trench etch.

[0038] Fig. 4 shows a schematic view of the semiconductor device 100 after the buried rail trench etch. It is noted that the buried rail trench is patterned on top of the STI oxide and transferred through the STI oxide for example by etching. In an example, the pattern transfer stops well within the depth of the STI oxide. In another example, the pattern transfer etches completely through the depth of the STI oxide and extending into the bulk silicon. For the case of a wide (1.5T to 4T wide rail compared to a routing line) power rail, the aspect ratio of this trench is on the order 2.5 to 5.0. A deep and narrow rail can have up to 3 times the aspect ratio, or 7.5 to 15.0. This etch process will produce a very thin (< 12nm) of STI oxide that is as deep as the intended depth of the buried power rail within the STI. The challenge with transferring these narrow trenches within the oxide filling between the FINs include topple margin and distortion of the spacing between the buried power rails. The following figure shows an example result.

[0039] In a FINFET application, the bulk silicon can be heavily doped and it can be preferred to keep the rail completely within the STI. Keeping a deep rail within STI, however, causes the initial height of the FIN to be much larger than conventionally fabricated. Typically for FINFET, the fin dimensions are running around 75A, so in this example embodiment, an aspect ratio of the FIN can be extended well over 15-1 and even approaching 20-1. Since this is extremely aggressive and prone to drive distortions in the fin shape, it can be preferable for some embodiments to drive the buried rail into the silicon. In one embodiment, a narrow buried rail can be formed through a self-alignment process, in which the initial trench is the size of a more conventional 1.5T to 4T power rail while it is etched through the STI.

[0040] In the embodiment of buried rail trenches being extended down to the bulk silicon, the buried rails benefit from being physically isolated from the bulk silicon by means of a conformal dielectric deposition into the trench after pattern transfer into the bulk silicon.

[0041] Fig. 5 shows a schematic view of the semiconductor device 100 after a linear, such as atomic layer deposition (ALD) SiO liner is deposited.

[0042] Once the intended depth of the buried power rail is reached, an etch-selective film can be conformally deposited within the trench to form a "spacer" on both sides of the trench. This etch-selective material can then go through a normal "spacer-open" etch to remove the conformal deposition at the very bottom of the trench, leaving only etch-selective materials along the side-wall of the wide trench.

[0043] In one embodiment herein, a narrow buried rail can be formed, also through a self-alignment process, in which the initial trench is the size of a more conventional 1.5T to 4T power rail while it is etched through the STI. Once the intended depth of the buried power rail is reached, an etch-selective film can be conformally deposited within the trench to form a "spacer" on both sides of the trench.

[0044] Fig. 6 shows a schematic view of the semiconductor device 100 after the etch-selective film (e.g., ALD sacrificial film) is deposited.

[0045] This etch-selective material can then go through a normal "spacer-open" etch to remove the conformal deposition at the very bottom of the trench, leaving only etch-selective materials along the side-wall of the wide trench. Oxide or other dielectric liner and/or fill material is then used to fill in the remainder of the trench and be planarized (e.g., CMP) or dry-or-wet recessed down to expose an "A/B" matrix where A is STI oxide or fill oxide and B is the etch selective material within the trench.

[0046] Fig. 7 shows a schematic view of the semiconductor device 100 after the oxide fill.

[0047] Further, a non-aggressive etch process can then be used to exhumate the etch-selective material "B" which will result in two identical trenches being formed.

[0048] Fig. 8 shows a schematic view of the semiconductor device 100 after the two identical trenches are formed.

[0049] In an embodiment, the two trenches can be identical since they were both originally formed through a single conformal deposition process. There are multiple low-aggressive etch processes which will prevent the oxide between the two adjacent narrow trenches to collapse. One such process is chemical oxide removal (COR) vapor-phase etch in which selectivities up to a hundred to one can be achieved, as well as other quasi Atomic Layer Etching (ALE) and wet and or dry etches. The following figure shows an example result.

[0050] Next, in an example, the bottom of the trench is filled with metal and/or liner to be used for the buried power rail. The choice of metallization for buried power rails is based on where in the integration flow the rail is formed and metalized. For the case of forming and metalizing the buried rails well before spike-anneal on S/D epi is done, the metal needs to have very good thermal characteristics on oxide - specifically be able to be stable under spike anneal temperatures, which can range between 700 and 1100C, as well as deposition temperatures of films to be used in the metal gate. For the embodiment in which the buried rail is placed before metal gate deposition and S/D spike anneals, this would preclude the use of metals such as copper (< 450C thermal stability), cobalt, or aluminum. However, ruthenium is selectable for metalizing a buried power rail at this point in the integration given that it has excellent thermal stability over oxide, and can also be deposited into the deep trench using a bottom-up deposition process. However if a metal such as ruthenium were to be used; this would drive the buried power rail to be a narrow rail rather than a 1.5T to 4T size rail, due to resistivity of the ruthenium and its subsequent resistance. Since it would be more difficult to make connection to a narrow power-rail bottom-up, in some embodiments, the connection to the metal drain can be self-aligned. The following figure shows an example result.

[0051] Fig. 9 shows a schematic view of the semiconductor device 100 after filing the bottom of the trench with ruthenium. In an example, the ruthenium is filled over the trench and the surface, and etched back (recessed) to the bottom of the trench.

[0052] Techniques herein include bottom-up self-alignment of the power rail to the metal drain by using an etch-selective cap over the recessed ruthenium (or any other metal). It is noted that metallization can be executed after S/D spike anneal or during the actual metal drain metallization when the power rail is created through a replacement method. For the case of ruthenium, the cap can be (a) dielectric and have adequate size to be a true dielectric between the power rail and metal drain located above the rail, or (b) etch-selective to the bordering STI oxide or dielectric liner.

[0053] Fig. 10 shows a schematic view of the semiconductor device 100 after etch selective cap is formed over the recessed ruthenium.

[0054] The remainder of the buried rail trench is then filled with STI oxide or other dielectric and then polished down to the top of the FIN structures.

[0055] Fig. 11 shows a schematic view of the semiconductor device 100 after STI oxide is filled and polished down.

[0056] Next, a STI recess etch process can be executed to bring the STI down to the bottom of the active FIN or to the SiGe for this example for complimentary stacked nano-sheets. The STI etch can stop at the top of the etch-selective dielectric cap over the buried power rail.

[0057] Fig. 12 shows a schematic view of the semiconductor device 100 after STI recess etch process.

[0058] It is note that other optional embodiments can be used to metalize the buried power rail to drive the metal selection beyond ruthenium or other selectively depositable metals. Another option that enables other metals to be incorporated into the buried power rail is to do a full replacement metal rail in which during the buried rail trench definition process, instead of filling the rail with metal and capping with an etch-selective dielectric, the trench is completely filled with the dielectric and

then recessed down to the intended height of the metalized buried rail. During subsequent connection to the metal drain, the entire replacement rail can be isotropically removed and then re-filled in with metal. It is beneficial for the buried power rail to run undisturbed across a given cell and to adjacent given cells. Having such a continuous power rail metal can be challenging. In such an embodiment, the entire replacement rail is removed both from active contact points to the metal drain, as well as to points where no connection is desired. When the metal is filled, such a fill in this case is executed as a "subway" fill (instead of a simple top-down or bottom-up fill) in which the metal extends along the length of the buried rail running under metal drains with no desired connection to the rail.

[0059] Continuing with the integration embodiment herein in which the rail has just been metalized and capped with an etch-selective dielectric cap, process flow continues to after the S/D has been formed and through spike anneal and following through replacement metal gate metallization. At this point in the integration flow, contact is made between the intended metal drain and the select points of contacts to the power rails.

[0060] The exemplary embodiment uses complimentary FET stacked nano-sheets as an example, description focuses primarily on tap made from metal drain to Vss which connects to the bottom-most of two stacked electrodes (the bottom being NMOS and top being PMOS).

[0061] At this point, the metal drain has not been metalized and is filled with oxide during the metallization of the metal gate. At this point, the oxide within the metal drain is recessed down to the top of the etch-selective dielectric cap over the buried power rail (or the oxide can be removed fully if there is an etch-stop between the STI and the metal drain fill oxides). The incorporation of the etch-selectivity nature of the cap ensures that when the metal drain is opened, that a self-aligned etch process can be employed in which the cap can be opened without further opening the STI oxide along the axis of the buried rail. This also enables the full metal drain to open the cap to the buried power rail and always control the tap to be the same identical size of the initial buried rail trench, which is also identical to the size of the buried power rail itself minus further deposited liners within the trench. This

allows for complete freedom of the size of the metal drain to be used, which is beneficial for area-scaled devices where pin access is severely limited.

[0062] Fig. 13 shows a schematic view of the semiconductor device 100 after the oxide within the metal drain is recessed down to the top of the etch-selective dielectric cap.

[0063] The metal drain can be filled with either oxide (if there is a stop-layer between the oxide and the STI) or with some other material done in what is commonly referred to as a replacement contact. The replacement contact generally has very good selectivity to multiple films: (a) the oxide in the STI, (b) the dielectric cap protecting the buried rail, (c) the cap protecting the metal gate, which is typically some type of nitride, and (d) the low-k gate spacer. The following figure shows an example result.

[0064] Fig. 14 shows a schematic view of the semiconductor device 100 after the fill with the replacement contact.

[0065] The power taps to the power rails are imaged (patterned) and transferred down through the replacement contact. Since the buried power rails will drive the BEOL metal lines to be a series of dense routing lines, the spacing between cells in the north-south orientation will simply be $\frac{1}{2}$ critical metal pitch, or for the consideration of Foundry N5 technology, roughly 12nm. For power taps made by two adjacent cells to a same location along the power rail latitudinal axis, this means that it would be difficult to image discreet vias, even with EUV multiple patterning. So self-alignment is beneficial in order to ensure that such a situation does not cause shorting between adjacent cells. This is where the self-alignment comes in from the fact that the initial wide trench is self-aligned patterned to form two identical narrow rails. Thus, each "pair" of rails would correspond to either Vdd or Vss, since cells in north-south orientation share either Vss or Vdd rails, this method of self-alignment not only provides for resistance improvement, but for ensuring that two adjacent cells are not shorted.

[0066] Fig. 15 shows a schematic view of the semiconductor device 100 after the power taps are imaged in SiARC and SOC layers for example from a photoresist layer.

[0067] The etch selective cap over the power rail can be removed for metal drain contacts where such tapping to the power rail is required.

[0068] Fig. 16 shows a schematic view of the semiconductor device 100 after the removal of the etch selective cap.

[0069] The replacement contact material in the metal drain can then be removed.

[0070] Fig. 17 shows a schematic view of the semiconductor device 100 after the replacement contact is removed.

[0071] The metal drain can then be metalized where the connection to the desired rails is equally filled, while the unwanted connections are still be blocked by the etch-selective caps which were not opened during the transfer of the taps through the metal drain.

[0072] Fig. 18 shows a schematic view of the semiconductor device 100 after the drain metallization for the bottom electrode.

[0073] For the case of complimentary stacked nano-sheet FET, a bottom electrode (NMOS) needs to be metallized separately from an upper electrode (PMOS). Likewise, the power taps to the Vss and Vdd rails occur for both sets of electrodes. In embodiments herein, the separate metallization can be executed using multiple metallization and etch steps, or through selective deposition.

[0074] Fig. 19 shows a schematic view of the semiconductor device 100 after patterning the metallization for the bottom electrode and deposition of oxide layer.

[0075] Fig. 20 shows a schematic view of the semiconductor device 100 after the drain metallization for the top electrode and deposition of oxide layer.

[0076] It is noted that, in the semiconductor device 100, each power rail includes two rail lines that are formed using open-spacer technique. The process can be modified to form wide power rail, such as shown by Figs. 21-30.

[0077] Fig. 21 a shows a schematic view of a portion of a semiconductor device 200 during a semiconductor manufacturing process according to some embodiments. Fig. 21 is similar to Fig. 1. In the Fig. 21 example, the Si / SiGe FIN etch has been completed and a Pad oxide / SiN cap is left on the top of the FIN.

[0078] Fig. 22 shows a schematic view of the semiconductor device 200 after shallow trench isolation (STI) is done through deposition of oxide and CMP-back to the top of the Si/SiGe FIN structure. Fig. 22 is similar to Fig. 2.

[0079] Fig. 23 shows a schematic view of the semiconductor device 200 after generating patterns for rail trench in a photoresist layer. Fig. 23 is similar to Fig. 3.

[0080] Fig. 24 shows a schematic view of the semiconductor device 200 when the patterns are transferred through the STI oxide for example by etching.

[0081] Fig. 25 shows a schematic view of the semiconductor device 200 when the patterns are further transferred into the bulk silicon. In an example, a spacer layer is deposited before the pattern transfer into the silicon to assist the pattern transfer into the silicon.

[0082] Fig. 26 shows a schematic view of the semiconductor device 200 after an etch-selective film, such as SiO/TaN liner, is deposited.

[0083] Fig. 27 shows a schematic view of the semiconductor device 200 after the ruthenium bottom fill.

[0084] Fig. 28 shows a schematic view of the semiconductor device 200 after etching back the ruthenium. The ruthenium is etch-recessed in the rail trench of a specific depth. Further, the TaN in the liner is removed.

[0085] Fig. 29 shows a schematic view of the semiconductor device 200 after the etch selective cap is formed over the recessed ruthenium.

[0086] Fig. 30 shows a schematic view of the semiconductor device 200 after STI oxide is filled and polished down.

[0087] Further, similar processes described with reference to Figs. 12-20 can be used to continue the manufacturing process on the semiconductor device 200.

[0088] It is noted that the semiconductor devices 100 and 200 are 3D devices with stacked devices. The operations for manufacturing the buried power rails can be integrated for regular FINFET without stacking. Figs. 31-39 show various schematic views of intermedia stages for forming buried power rails for FINFET devices according to some embodiments of the disclosure.

[0089] Fig. 31 a shows a schematic view of a portion of a semiconductor device 300 during a semiconductor manufacturing process according to some embodiments. In the Fig. 31 example, the Si FIN etch has been completed and a Pad oxide / SiN cap is left on the top of the FIN.

[0090] Fig. 32 shows a schematic view of the semiconductor device 300 after shallow trench isolation (STI) is done through deposition of oxide and CMP-back to the top of the Si/SiGe FIN structure.

[0091] Fig. 33 shows a schematic view of the semiconductor device 300 when the patterns are transferred through the STI oxide for example by etching.

[0092] Fig. 34 shows a schematic view of the semiconductor 300 after a spacer layer is deposited. The spacer layer can assist the pattern transfer into the silicon through (a) ensuring that any opened silicon or SiGe fin structures are not etched during the transfer of the buried rail trench pattern into the bulk silicon and (b) ensuring through atomic layer deposition that there is a fixed and controllable distance between the eventual buried power rail and the silicon, SiGe, or silicon / SiGe fin structure.

[0093] Fig. 35 shows a schematic view of the semiconductor device 300 when the patterns are further transferred into the bulk silicon.

[0094] Fig. 36 shows a schematic view of the semiconductor device 300 when an etch-selective film, such as SiO/TaN liner, is deposited, and then the ruthenium is filled from the bottom of the trench.

[0095] Fig. 37 shows a schematic view of the semiconductor device 300 after etching back the ruthenium. The ruthenium is etch-recessed in the rail trench of a specific depth. Further, the TaN in the liner is removed.

[0096] Fig. 38 shows a schematic view of the semiconductor device 300 after the etch selective cap is formed over the recessed ruthenium.

[0097] Fig. 39 shows a schematic view of the semiconductor device 300 after the wafer manufacturing process.

[0098] As noted the example embodiments herein focused on applications for buried power rails. This is just one example embodiment, techniques herein can be extended to cover any back-side wiring such as routing lines or local interconnect or cell-to-cell interconnect lines that exist below the physical device or transistor device.

[0099] In the preceding description, specific details have been set forth, such as a particular geometry of a processing system and descriptions of various components and processes used therein. It should be understood, however, that techniques herein may be practiced in other embodiments that depart from these specific details, and that such details are for purposes of explanation and not limitation. Embodiments disclosed herein have been described with reference to the accompanying drawings. Similarly, for purposes of explanation, specific numbers, materials, and configurations have been set forth in order to provide a thorough understanding. Nevertheless, embodiments may be practiced without such specific details. Components having substantially the same functional constructions are denoted by like reference characters, and thus any redundant descriptions may be omitted.

[0100] Various techniques have been described as multiple discrete operations to assist in understanding the various embodiments. The order of description should not be construed as to imply that these operations are necessarily order dependent.

Indeed, these operations need not be performed in the order of presentation. Operations described may be performed in a different order than the described embodiment. Various additional operations may be performed and/or described operations may be omitted in additional embodiments.

[0101] "Substrate" or "target substrate" as used herein generically refers to an object being processed in accordance with the invention. The substrate may include any material portion or structure of a device, particularly a semiconductor or other electronics device, and may, for example, be a base substrate structure, such as a semiconductor wafer, reticle, or a layer on or overlying a base substrate structure such as a thin film. Thus, substrate is not limited to any particular base structure, underlying layer or overlying layer, patterned or un-patterned, but rather, is contemplated to include any such layer or base structure, and any combination of layers and/or base structures. The description may reference particular types of substrates, but this is for illustrative purposes only.

[0102] Those skilled in the art will also understand that there can be many variations made to the operations of the techniques explained above while still achieving the same objectives of the invention. Such variations are intended to be covered by the scope of this disclosure. As such, the foregoing descriptions of embodiments of the invention are not intended to be limiting. Rather, any limitations to embodiments of the invention are presented in the following claims.

WHAT IS CLAIMED IS:

1. A semiconductor device, comprising:
a power rail formed in an isolation trench;
a dielectric cap on the power rail that isolates the power rail from conductive pattern structures on the dielectric cap; and
an opening that is selectively formed in the dielectric cap, the opening being filled with conductive material to selectively connect a conductive pattern structure with the power rail.
2. The semiconductor device of claim 1, wherein the power rail is formed within the isolation trench.
3. The semiconductor device of claim 1, wherein the power rail is formed through the isolation trench and into a bulk silicon substrate.
4. The semiconductor device of claim 1, wherein the dielectric cap is etch-selective to material that forms the isolation trench to enable self-alignment for generating the opening in the dielectric cap.
5. The semiconductor device of claim 4, wherein the dielectric cap is of a material that is etch selective to a SiO₂ liner between the power rail and the isolation trench and oxide in the isolation trench.
6. The semiconductor device of claim 4, wherein the dielectric cap is selective-deposited on the power rail.
7. The semiconductor device of claim 1, wherein the power rail is formed of a metal material that has a thermal stability over 700.
8. The semiconductor device of claim 7, wherein the metal material is a refractive metal.
9. The semiconductor device of claim 7, wherein the metal material includes ruthenium.
10. The semiconductor device of claim 1, wherein an aspect ratio of the power rail is pre-determined to meet a resistivity requirement of the power rail.
11. The semiconductor device of claim 10, wherein a critical dimension width of the power rail is pre-determined in conjunction with the aspect ratio.

12. The semiconductor device of claim 8, wherein the power rail is formed by filling a rail opening with the refractive metal and etching back the refractive metal to a specific depth.

13. A method for manufacturing a semiconductor device, comprising:
forming, in an isolation trench, a power rail;
top-covering the power rail with a dielectric cap that isolates the power rail from conductive pattern structures on the dielectric cap; and
selectively forming an opening in the dielectric cap;
filling the opening with conductive material to selectively connect a conductive pattern structure with the power rail through the filled opening.

14. The method of claim 13, wherein forming, in the isolation trench, the power rail further comprises:

etching a power rail trench within the isolation trench;
forming the power rail within the isolation trench.

15. The method of claim 13, wherein forming, in the isolation trench, the power rail further comprises:

etching a power rail trench through the isolation trench and into a bulk silicon substrate; and
forming the power rail in the isolation trench and the bulk silicon substrate.

16. The method of claim 13, wherein top-covering the power rail with the dielectric cap to isolate the power rail from the conductive pattern structures on the dielectric cap further comprises:

top-covering the power rail with the dielectric cap that is etch-selective to material that forms the isolation trench enable self-alignment for generating the opening in the dielectric cap.

17. The method of claim 16, wherein top-covering the power rail with the dielectric cap that is etch-selective to material that forms the isolation trench further comprises:

selective-depositing a dielectric material as the dielectric cap that is etch selective to a SiO₂ liner between the power rail and the isolation trench.

18. The method of claim 13, wherein forming, in the isolation trench, the power rail further comprises:

forming the power rail using a metal material that has a thermal stability over 700.

19. The method of claim 17, wherein forming the power rail using the metal material that has the thermal stability over 700 further comprises:

forming the power rail using ruthenium.

20. The method of claim 17, wherein forming the power rail using ruthenium further comprises:

filling a rail opening in the isolation trench with the ruthenium; and
etching back the ruthenium to a specific depth.

21. The method device of claim 13, wherein forming, in the isolation trench, the power rail further comprises:

forming the power rail that includes two rail lines.

22. The method of claim 21, wherein forming the power rail that includes the two rail lines further comprises:


conformally depositing a spacer layer on sidewalls and bottom of a rail opening in the isolation trench;

filling the rail opening with a dielectric material;

removing the spacer layer formed on sidewalls of a rail opening to form two spacer-trenches;

filling the two spacer-trenches with ruthenium; and

etching back the ruthenium to a specific depth.






FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18





FIG. 19

**FIG. 20**




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG. 37




FIG. 38




FIG. 39

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2018/038678**A. CLASSIFICATION OF SUBJECT MATTER****H01L 29/66(2006.01)i, H01L 29/78(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 29/66; H01L 21/31; H01L 21/469; H01L 21/8238; H01L 23/544; H01L 27/092; H01L 27/24; H01L 29/06; H01L 29/78; H01L 45/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & keywords: power rail, trench, isolate, opening, cap, conductive

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2014-0145272 A1 (MONOLITHIC 3D INC.) 29 May 2014 See paragraph [0077] and figure 5.	1-6, 10, 11, 13-17
Y		7-9, 12, 18-20
A		21, 22
Y	US 2016-0365385 A1 (INTEL CORPORATION) 15 December 2016 See paragraphs [0058]-[0069] and figure 10.	7-9, 12, 18-20
A	US 2017-0033020 A1 (QUALCOMM INCORPORATED) 02 February 2017 See paragraphs [0070]-[0089] and figures 5-7I.	1-22
A	US 2015-0097155 A1 (UNITY SEMICONDUCTOR CORPORATION) 09 April 2015 See claims 1-20 and figures 1, 20.	1-22
A	US 2009-0098740 A1 (KIM et al.) 16 April 2009 See paragraphs [0025]-[0031] and figures 2A-2E.	1-22



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

12 October 2018 (12.10.2018)

Date of mailing of the international search report

12 October 2018 (12.10.2018)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

KANG, Sung Chul

Telephone No. +82-42-481-8405



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2018/038678

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2014-0145272 A1	29/05/2014	CN 103003940 A	27/03/2013
		EP 2599112 A2	05/06/2013
		EP 2599112 A4	26/07/2017
		SG 10201406527 RA	30/12/2014
		TW 201130113 A	01/09/2011
		TW 201608697 A	01/03/2016
		TW I517355 B	11/01/2016
		US 2010-0259296 A1	14/10/2010
		US 2010-0289064 A1	18/11/2010
		US 2010-0291749 A1	18/11/2010
		US 2010-0295136 A1	25/11/2010
		US 2011-0031997 A1	10/02/2011
		US 2011-0037497 A1	17/02/2011
		US 2011-0049577 A1	03/03/2011
		US 2011-0084314 A1	14/04/2011
		US 2011-0092030 A1	21/04/2011
		US 2011-0108888 A1	12/05/2011
		US 2011-0121366 A1	26/05/2011
		US 2011-0199116 A1	18/08/2011
		US 2011-0233617 A1	29/09/2011
		US 2011-0233676 A1	29/09/2011
		US 2012-0012895 A1	19/01/2012
		US 2012-0028436 A1	02/02/2012
		US 2012-0032294 A1	09/02/2012
		US 2012-0086067 A1	12/04/2012
		US 2012-0088355 A1	12/04/2012
		US 2012-0091587 A1	19/04/2012
		US 2012-0107967 A1	03/05/2012
		US 2012-0129301 A1	24/05/2012
		US 2012-0193621 A1	02/08/2012
		US 2012-0193681 A1	02/08/2012
		US 2012-0193719 A1	02/08/2012
		US 2012-0193806 A1	02/08/2012
		US 2012-0194216 A1	02/08/2012
		US 2012-0194218 A1	02/08/2012
		US 2012-0196390 A1	02/08/2012
		US 2012-0196409 A1	02/08/2012
		US 2012-0220102 A1	30/08/2012
		US 2012-0223436 A1	06/09/2012
		US 2012-0223738 A1	06/09/2012
		US 2012-0231572 A1	13/09/2012
		US 2012-0248595 A1	04/10/2012
		US 2012-0273955 A1	01/11/2012
		US 2012-0306082 A1	06/12/2012
		US 2012-0313227 A1	13/12/2012
		US 2012-0322203 A1	20/12/2012
		US 2013-0020707 A1	24/01/2013
		US 2013-0021060 A1	24/01/2013
		US 2013-0069191 A1	21/03/2013

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2018/038678

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 2013-0119557 A1	16/05/2013
		US 2013-0122672 A1	16/05/2013
		US 2013-0193488 A1	01/08/2013
		US 2015-0061036 A1	05/03/2015
		US 2015-0123072 A1	07/05/2015
		US 2015-0249053 A1	03/09/2015
		US 2015-0311142 A1	29/10/2015
		US 2015-0348945 A1	03/12/2015
		US 2016-0064439 A1	03/03/2016
		US 2016-0111369 A1	21/04/2016
		US 2016-0204085 A1	14/07/2016
		US 2016-0343774 A1	24/11/2016
		US 2017-0092541 A1	30/03/2017
		US 2017-0133432 A1	11/05/2017
		US 2017-0162585 A1	08/06/2017
		US 2017-0179155 A1	22/06/2017
		US 2017-0186770 A1	29/06/2017
		US 2017-0200715 A1	13/07/2017
		US 7960242 B2	14/06/2011
		US 7964916 B2	21/06/2011
		US 7986042 B2	26/07/2011
		US 8026521 B1	27/09/2011
		US 8058137 B1	15/11/2011
		US 8115511 B2	14/02/2012
		US 8148728 B2	03/04/2012
		US 8153499 B2	10/04/2012
		US 8163581 B1	24/04/2012
		US 8203148 B2	19/06/2012
		US 8237228 B2	07/08/2012
		US 8258810 B2	04/09/2012
		US 8273610 B2	25/09/2012
		US 8294159 B2	23/10/2012
		US 8298875 B1	30/10/2012
		US 8362482 B2	29/01/2013
		US 8362800 B2	29/01/2013
		US 8373230 B1	12/02/2013
		US 8373439 B2	12/02/2013
		US 8378494 B2	19/02/2013
		US 8378715 B2	19/02/2013
		US 8384426 B2	26/02/2013
		US 8395191 B2	12/03/2013
		US 8405420 B2	26/03/2013
		US 8427200 B2	23/04/2013
		US 8450804 B2	28/05/2013
		US 8461035 B1	11/06/2013
		US 8476145 B2	02/07/2013
		US 8492886 B2	23/07/2013
		US 8536023 B2	17/09/2013
		US 8541819 B1	24/09/2013
		US 8581349 B1	12/11/2013

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2018/038678

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 8642416 B2	04/02/2014
		US 8664042 B2	04/03/2014
		US 8669778 B1	11/03/2014
		US 8703597 B1	22/04/2014
		US 8709880 B2	29/04/2014
		US 8742476 B1	03/06/2014
		US 8753913 B2	17/06/2014
		US 8754533 B2	17/06/2014
		US 8823122 B2	02/09/2014
		US 8846463 B1	30/09/2014
		US 8901613 B2	02/12/2014
		US 8907442 B2	09/12/2014
		US 8912052 B2	16/12/2014
		US 8956959 B2	17/02/2015
		US 8975670 B2	10/03/2015
		US 8987079 B2	24/03/2015
		US 8993385 B1	31/03/2015
		US 9099424 B1	04/08/2015
		US 9099526 B2	04/08/2015
		US 9136153 B2	15/09/2015
		US 9197804 B1	24/11/2015
		US 9219005 B2	22/12/2015
		US 9299641 B2	29/03/2016
		US 9385088 B2	05/07/2016
		US 9406670 B1	02/08/2016
		US 9412645 B1	09/08/2016
		US 9419031 B1	16/08/2016
		US 9509313 B2	29/11/2016
		US 9564432 B2	07/02/2017
		US 9577642 B2	21/02/2017
		US 9613844 B2	04/04/2017
		US 9613887 B2	04/04/2017
		US 9711407 B2	18/07/2017
		US 9818800 B2	14/11/2017
		US 9853089 B2	26/12/2017
		US 9887203 B2	06/02/2018
		US 9892972 B2	13/02/2018
		US 9941319 B2	10/04/2018
		US 9941332 B2	10/04/2018
		US 9953925 B2	24/04/2018
		US 9953972 B2	24/04/2018
		WO 2011-046844 A1	21/04/2011
		WO 2012-015550 A2	02/02/2012
		WO 2012-015550 A3	19/04/2012
		WO 2012-015550 A9	31/05/2012
US 2016-0365385 A1	15/12/2016	CN 104517858 A	15/04/2015
		DE 102014014234 A1	02/04/2015
		KR 10-1684463 B1	08/12/2016
		KR 10-2015-0035418 A	06/04/2015

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2018/038678

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2017-0033020 A1	02/02/2017	KR 10-2015-0135174 A	02/12/2015
		TW 201517137 A	01/05/2015
		TW 201640572 A	16/11/2016
		TW I538026 B	11/06/2016
		TW I607494 B	01/12/2017
		US 2015-0091067 A1	02/04/2015
		US 9455343 B2	27/09/2016
		US 9825095 B2	21/11/2017
		WO 2012-015550 A2	02/02/2012
		WO 2012-015550 A3	19/04/2012
US 2015-0097155 A1	09/04/2015	CN 107258017 A	17/10/2017
		EP 3262682 A1	03/01/2018
		US 2016-0254261 A1	01/09/2016
		US 9502414 B2	22/11/2016
		US 9824936 B2	21/11/2017
		WO 2016-137589 A1	01/09/2016
US 2015-0097155 A1	09/04/2015	CN 101057298 A	17/10/2007
		CN 101057298 B	01/08/2012
		CN 102694122 A	26/09/2012
		EP 1800314 A2	27/06/2007
		EP 2284840 A2	16/02/2011
		EP 2284840 A3	22/06/2011
		JP 2008-512857 A	24/04/2008
		JP 2012-238893 A	06/12/2012
		KR 10-2007-0047341 A	04/05/2007
		US 2005-0174835 A1	11/08/2005
		US 2006-0050598 A1	09/03/2006
		US 2006-0171200 A1	03/08/2006
		US 2006-0245243 A1	02/11/2006
		US 2008-0109775 A1	08/05/2008
		US 2008-0293196 A1	27/11/2008
		US 2009-0026442 A1	29/01/2009
		US 2009-0045390 A1	19/02/2009
		US 2009-0154232 A1	18/06/2009
		US 2009-0177833 A1	09/07/2009
		US 2009-0204777 A1	13/08/2009
		US 2009-0231906 A1	17/09/2009
		US 2009-0303772 A1	10/12/2009
		US 2009-0303773 A1	10/12/2009
		US 2010-0155722 A1	24/06/2010
		US 2010-0155953 A1	24/06/2010
		US 2010-0157657 A1	24/06/2010
		US 2010-0157658 A1	24/06/2010
		US 2010-0157710 A1	24/06/2010
		US 2010-0159641 A1	24/06/2010
		US 2010-0159688 A1	24/06/2010
		US 2010-0215483 A1	26/08/2010
		US 2011-0141831 A1	16/06/2011

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2018/038678

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 2011-0155990 A1	30/06/2011
		US 2011-0186803 A1	04/08/2011
		US 2011-0188281 A1	04/08/2011
		US 2011-0188283 A1	04/08/2011
		US 2011-0188284 A1	04/08/2011
		US 2011-0188289 A1	04/08/2011
		US 2011-0278532 A1	17/11/2011
		US 2011-0280060 A1	17/11/2011
		US 2011-0310658 A1	22/12/2011
		US 2011-0315943 A1	29/12/2011
		US 2011-0315948 A1	29/12/2011
		US 2012-0020143 A1	26/01/2012
		US 2012-0026780 A1	02/02/2012
		US 2012-0033481 A1	09/02/2012
		US 2012-0043521 A1	23/02/2012
		US 2012-0064691 A1	15/03/2012
		US 2012-0087174 A1	12/04/2012
		US 2012-0176832 A1	12/07/2012
		US 2012-0176840 A1	12/07/2012
		US 2012-0206980 A1	16/08/2012
		US 2012-0286232 A1	15/11/2012
		US 2012-0292585 A1	22/11/2012
		US 2012-0307542 A1	06/12/2012
		US 2012-0314477 A1	13/12/2012
		US 2013-0003437 A1	03/01/2013
		US 2013-0043452 A1	21/02/2013
		US 2013-0043455 A1	21/02/2013
		US 2013-0059436 A1	07/03/2013
		US 2013-0082228 A1	04/04/2013
		US 2013-0082232 A1	04/04/2013
		US 2013-0135920 A1	30/05/2013
		US 2013-0214233 A1	22/08/2013
		US 2013-0215667 A1	22/08/2013
		US 2013-0229856 A1	05/09/2013
		US 2014-0009998 A1	09/01/2014
		US 2014-0014893 A1	16/01/2014
		US 2014-0140122 A1	22/05/2014
		US 2014-0198584 A1	17/07/2014
		US 2014-0211542 A1	31/07/2014
		US 2014-0219006 A1	07/08/2014
		US 2014-0346435 A1	27/11/2014
		US 2014-0367629 A1	18/12/2014
		US 2015-0029780 A1	29/01/2015
		US 2015-0055425 A1	26/02/2015
		US 2015-0132917 A1	14/05/2015
		US 2015-0138874 A1	21/05/2015
		US 2015-0179250 A1	25/06/2015
		US 2015-0221377 A1	06/08/2015
		US 2015-0364169 A1	17/12/2015
		US 2015-0380642 A1	31/12/2015

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2018/038678Patent document
cited in search reportPublication
datePatent family
member(s)Publication
date

US 2016-0005793 A1	07/01/2016
US 2016-0172025 A1	16/06/2016
US 2016-0267973 A1	15/09/2016
US 2016-0300883 A1	13/10/2016
US 2016-0379691 A1	29/12/2016
US 2016-0379692 A1	29/12/2016
US 2017-0010831 A1	12/01/2017
US 2017-0110514 A1	20/04/2017
US 2017-0140816 A1	18/05/2017
US 2017-0179197 A1	22/06/2017
US 2017-0364296 A1	21/12/2017
US 2018-0012934 A1	11/01/2018
US 2018-0019008 A1	18/01/2018
US 2018-0019009 A1	18/01/2018
US 2018-0096726 A1	05/04/2018
US 2018-0114573 A1	26/04/2018
US 2018-0122857 A1	03/05/2018
US 2018-0130850 A1	10/05/2018
US 2018-0130946 A1	10/05/2018
US 7082052 B2	25/07/2006
US 7394679 B2	01/07/2008
US 7538338 B2	26/05/2009
US 7633790 B2	15/12/2009
US 7889539 B2	15/02/2011
US 7889571 B2	15/02/2011
US 7897951 B2	01/03/2011
US 7985963 B2	26/07/2011
US 7986567 B2	26/07/2011
US 8003511 B2	23/08/2011
US 8020132 B2	13/09/2011
US 8027215 B2	27/09/2011
US 8031509 B2	04/10/2011
US 8062942 B2	22/11/2011
US 8111572 B2	07/02/2012
US 8139409 B2	20/03/2012
US 8141021 B2	20/03/2012
US 8164960 B2	24/04/2012
US 8237142 B2	07/08/2012
US 8254196 B2	28/08/2012
US 8264864 B2	11/09/2012
US 8268667 B2	18/09/2012
US 8270193 B2	18/09/2012
US 8305796 B2	06/11/2012
US 8314024 B2	20/11/2012
US 8320161 B2	27/11/2012
US 8347254 B2	01/01/2013
US 8358529 B2	22/01/2013
US 8363443 B2	29/01/2013
US 8390100 B2	05/03/2013
US 8419345 B2	16/04/2013

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2018/038678

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 8427868 B2	23/04/2013
		US 8559209 B2	15/10/2013
		US 8565003 B2	22/10/2013
		US 8565006 B2	22/10/2013
		US 8565039 B2	22/10/2013
		US 8569160 B2	29/10/2013
		US 8588005 B2	19/11/2013
		US 8611130 B2	17/12/2013
		US 8654565 B2	18/02/2014
		US 8675389 B2	18/03/2014
		US 8705260 B2	22/04/2014
		US 8848425 B2	30/09/2014
		US 8854881 B2	07/10/2014
		US 8897050 B2	25/11/2014
		US 8929126 B2	06/01/2015
		US 8937292 B2	20/01/2015
		US 8988930 B2	24/03/2015
		US 9030889 B2	12/05/2015
		US 9058300 B2	16/06/2015
		US 9129668 B2	08/09/2015
		US 9159408 B2	13/10/2015
		US 9159913 B2	13/10/2015
		US 9293702 B2	22/03/2016
		US 9299427 B2	29/03/2016
		US 9312307 B2	12/04/2016
		US 9378825 B2	28/06/2016
		US 9384806 B2	05/07/2016
		US 9401202 B2	26/07/2016
		US 9484533 B2	01/11/2016
		US 9514811 B2	06/12/2016
		US 9570515 B2	14/02/2017
		US 9691821 B2	27/06/2017
		US 9715910 B2	25/07/2017
		US 9720611 B2	01/08/2017
		US 9767897 B2	19/09/2017
		US 9767899 B2	19/09/2017
		US 9806130 B2	31/10/2017
		US 9818799 B2	14/11/2017
		US 9831425 B2	28/11/2017
		US 9870809 B2	16/01/2018
		WO 2006-029228 A2	16/03/2006
		WO 2006-029228 A3	20/07/2006
US 2009-0098740 A1	16/04/2009	KR 10-1002548 B1	17/12/2010
		KR 10-2009-0036873 A	15/04/2009
		US 7892919 B2	22/02/2011