### (19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 26 February 2004 (26.02.2004)

**PCT** 

# (10) International Publication Number WO 2004/017196 A3

(51) International Patent Classification<sup>7</sup>:

G06F 9/48

(21) International Application Number:

PCT/US2003/025688

- (22) International Filing Date: 18 August 2003 (18.08.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:

60/403,656 16 August 20

16 August 2002 (16.08.2002) US

- (71) Applicant: GLOBESPANVIRATA INCORPORATED [US/US]; 100 Schulz Drive, Red Bank, NJ 07701 (US).
- (72) Inventor: MOORE, Mark, Justin; 17 George Street, Cambridge CB4 1AL (GB).
- (74) Agents: DUNCAN, Kevin, T. et al.; Hunton & Williams, LLP, Suite 1200, 1900 K Street, N.W., Washington, DC 20006-1109 (US).


- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### **Published:**

with international search report

[Continued on next page]

(54) Title: TIMING RING MECHANISM



(57) Abstract: A method and system for scheduling threads and timer mechanisms of events in a computer system that includes a central processing unit (CPU), a plurality of input/output (I/O) devices, such devices as storage devices, network interface devices (NIDs) and a memory which s typically used to store various applications or other instructions which, when invoked enable the CPU to perform various tasks, the timer structure provides a ring structure and an associated control block is provided. The timer mechanism of the present invention comprises a ring structure that includes an array of ring slots, with the slots relating to pointers for implementing a circular array of LIFO (Last In, First Out) queues generally where each LIFO queue maintains a listing of EventDescriptors that relate to functions which must be performed during the time slot associated with the particular pointer position.

# WO 2004/017196 A3



 before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(88) Date of publication of the international search report:

22 December 2005

# INTERNATIONAL SEARCH REPORT

Intel onal Application No
PCT/US 03/25688

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G06F9/48								
	o International Patent Classification (IPC) or to both national classific SEARCHED	ation and IPC						
Minimum de	ocumentation searched (classification system followed by classificat	ion symbols)						
IPC 7								
Documenta	Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched							
Electronic data base consulted during the international search (name of data base and, where practical, search terms used)								
EPO-Internal, INSPEC								
C DOCUM	PUTO CONODERS TO BE BELEVANT							
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT  Citation of document, with indication, where appropriate, of the re	eansean traval	Relevant to claim No.					
Oatogo, y	Ollation of document, with indication, where appropriate, of the re-	levani passages	nelevani io Gaini No.					
		-/						
,								
*								
		`						
X Furti	ner documents are listed in the continuation of box C.	χ Patent family members are listed	in annex.					
° Special ca	tegories of cited documents:	"T" later document published after the inte	ernational filing date					
"A" document defining the general state of the art which is not considered to be of particular relevance  or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention								
*E* earlier document but published on or after the international filing date  *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to								
which	"L" document which may throw doubts on priority claim(s) or involve an inventive step when the document is taken alone which is cited to establish the publication date of another							
"O" docume	"O' document referring to an oral disclosure, use, exhibition or document is combined with one or more other such docu-							
"P" docume	other means ments, such combination being obvious to a person skilled in the art.							
later than the priority date claimed "&" document member of the same patent family								
Date of the actual completion of the international search  Date of mailing of the international search report								
10 October 2005 20/10/2005								
Name and r	nalling address of the ISA European Patent Office, P.B. 5818 Patentlaan 2	Authorized officer						
	NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl,	Dani O						
	Fax: (+31–70) 340–3016	Ross, C						

2

# INTERNATIONAL SEARCH REPORT

Interponal Application No
PCT/US 03/25688

C /C	otion) DOCUMENTS CONSIDERED TO BE BELLEVANIE	PC1/US U3/25688		
C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT  Category Citation of document, with indication, where appropriate, of the relevant passages  Relevant to claim No.				
		· · · · · · · · · · · · · · · · · · ·		
Х	VARGHESE G ET AL: "HASHED AND HIERARCHICAL TIMING WHEELS: EFFICIENT DATA STRUCTURES FOR IMPLEMENTING A TIMER FACILITY"	1-16		
	IEEE / ACM TRANSACTIONS ON NETWORKING, IEEE INC. NEW YORK, US, vol. 5, no. 6, December 1997 (1997-12),			
	pages 824-834, XP000734410 ISSN: 1063-6692 abstract			
:	page 824, right-hand column, line 1 - line 16 Section II "Model" lines 1-20: page 825, left-hand column			
,	Section a. "schemel – Straightforward" lines 1–12: page 825, right-hand column			
	page 826, right-hand column, line 6 - line 15 Section B. "Descrete Event Simulation",			
·	<pre>from sentence starting with "In Fig. 4" onwards: page 827; figure 4</pre>			
	Section B. "Extension 2 — Exploiting Hierarchy": page 829, left-hand column — right-hand column, line 9			
Y	EP 0 723 235 A (TANDEM COMPUTERS INCORPORATED) 24 July 1996 (1996-07-24) column 3, line 6 - line 13 column 3, line 44 - column 4, line 46; figure 2	1-16		
Y	US 6 195 725 B1 (LUHMANN PATRICK J) 27 February 2001 (2001-02-27) abstract	1–16		
	column 2, line 33 - line 56; figure 3 column 3, line 64 - column 4, line 6; figure 6			
	· · · · · · · · · · · · · · · · · · ·			

## INTERNATIONAL SEARCH REPORT

Intel onal Application No
PCT/US 03/25688

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0723235 /	A 24-07-1996	CA 2167635 A1 JP 10307767 A US 5577237 A	24-07-1996 17-11-1998 19-11-1996
US 6195725 E	31 27-02-2001	AU 6398999 A WO 0036519 A1	03-07-2000 22-06-2000