## (19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 11 November 2004 (11.11.2004)

PCT

# (10) International Publication Number WO 2004/097610 A3

- (51) International Patent Classification<sup>7</sup>: G06F 1/10, 1/12
- (21) International Application Number:

PCT/US2004/011015

- **(22) International Filing Date:** 9 April 2004 (09.04.2004)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 10/425,213

28 April 2003 (28.04.2003) US


- (71) Applicant (for all designated States except US): SUN MI-CROSYSTEMS, INC. [US/US]; 4120 Network Circle, Santa Clara, CA 95054 (US).
- (72) Inventors: HAN, Zhigang; 460 N. Fair Oaks Avenue, Sunnyvale, CA 94086 (US). KHIEU, Cong; 1767 Aprilsong Court, San Jose, CA 95131 (US). NAGARAKANTI, Kailashnath; 3500 Granada Avenue, #348, Santa Clara, CA 95051 (US).

- (74) Agents: GUNNISON, Forrest et al.; Gunnison, McKay & Hodgson, L.L.P., 1900 Garden Road, Suite 220, Monterey, CA 93940 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

### (54) Title: CLOCK ALIGN TECHNIQUE FOR EXCESSIVE STATIC PHASE OFFSET





(57) Abstract: A CPU clock signal (314) generated from a phase lock loop (PLL) circuit (312) and a feedback signal (320) of the PLL circuit (312) are used in generating a JBUS clock signal (318). The CPU clock signal (314) and the feedback signal (320) include the same amount of static phase offset introduced by the PLL circuit (312). The CPU clock signal (314) and the feedback signal (320) are input to an alignment detection circuit (316) and used in generating the JBUS clock signal (318). In one embodiment, the JBUS clock signal (318) is generated in synchronization with the CPU clock signal (314) and having the frequency of the feedback signal (320). The present invention reduces or eliminates misalignment of the leading edge of the JBUS clock signal (318) with reference to a specific leading edge of the CPU clock signal (314) due to the presence of static phase offset introduced by the PLL circuit (312).



# WO 2004/097610 A3



#### **Declarations under Rule 4.17:**

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for all designations
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for all designations

#### Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

## (88) Date of publication of the international search report:

7 April 2005

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

# INTERNATIONAL SEARCH REPORT

Internation pplication No PCT/US2004/011015

a. classi IPC 7	FICATION OF SUBJECT MATTER G06F1/10 G06F1/12			
According to	o International Patent Classification (IPC) or to both national classification	ation and IPC		
	SEARCHED			
IPC 7	ocumentation searched (classification system followed by classification ${\sf G06F}$	on symbols)		
	tion searched other than minimum documentation to the extent that s			
	ata base consulted during the international search (name of data ba	se and, where practical, search terms used	)	
EPO-In	ternal, WPI Data, PAJ, IBM-TDB			
C. DOCUMI	ENTS CONSIDERED TO BE RELEVANT			
Category °	Citation of document, with indication, where appropriate, of the rele	Relevant to claim No.		
Х	US 2002/199124 A1 (ADKISSON RICHARD W) 26 December 2002 (2002-12-26) paragraphs '0024! - '0038! figures 1-3		1–19	
A .	EP 0 735 494 A1 (INTERNATIONAL BL MACHINES CORPORATION) 2 October 1996 (1996-10-02) page 3, lines 3-41 figures 1,2	JSINESS	1,4,7, 11,14,18	
Furth	ner documents are listed in the continuation of box C.	X Patent family members are listed i	n annex.	
"A" document defining the general state of the art which is not considered to be of particular relevance  "E" earlier document but published on or after the international filing date  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior to the international filing date but		<ul> <li>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</li> <li>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</li> <li>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</li> <li>"&amp;" document member of the same patent family</li> </ul>		
Date of the actual completion of the international search  28 January 2005		Date of mailing of the international search report $08/02/2005$		
•				
Name and mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2  NL – 2280 HV Rijswijk  Tel. (+31–70) 340–2040, Tx. 31 651 epo nl,  Fax: (+31–70) 340–3016		Authorized officer  Baldan, M		

# INTERNATIONAL SEARCH REPORT

Information on patent family members

Internation pplication No
PCT/US2004/011015

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 2002199124	A1	26-12-2002	NONE		
EP 0735494	A1	02-10-1996	US	5634116 A	27-05-1997
			JP	3457459 B2	20-10-2003
			JP	8298503 A	12-11-1996