



(51) International Patent Classification:

H05K 1/11 (2006.01) **H05K 3/00** (2006.01)

(21) International Application Number:

PCT/IB2017/000943

(22) International Filing Date:

15 June 2017 (15.06.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

15/184,662 16 June 2016 (16.06.2016) US

(71) Applicant: **ALCATEL LUCENT** [FR/FR]; 148/152
Route de la Reine, 92100 Boulogne-Billancourt (FR).

(72) Inventors: **SCHRIEL, James Michael**; Alcatel-Lucent
Canada INC, 600 March Rd, Ottawa, Ontario K2K 2E6
(CA). **CHAN, Alex**; Alcatel-Lucent Canada INC, 600
March Rd, Ottawa, Ontario K2K 2E6 (CA). **BROWN, Paul
James**; Alcatel-Lucent Canada INC, 600 March Rd, Ot-
tawa, Ontario K2K 2E6 (CA).

(74) Agent: **BERTHIER, Karine**; Alcatel-Lucent Internation-
al, 148/152 Route de la Reine, 92100 Boulogne-Billancourt
(FR).

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ,
CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO,
DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,
HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP,
KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME,
MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ,
OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA,
SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ,
UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ,
TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,
EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,
MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
KM, ML, MR, NE, SN, TD, TG).

(54) Title: ARRAY TYPE DISCRETE DECOUPLING UNDER BGA GRID




FIG. 1A




FIG. 1B

(57) Abstract: Various exemplary embodiments relate to a printed circuit board (PCB) for electrically connecting a discrete array component including a pattern formed on the PCB which is a merger of a set of via pads and a discrete array component; wherein the pattern is generated by a pin mapping between the discrete array component and a via grid array on the PCB; and wherein the pattern is formed of a metal etched during a manufacturing process of the PCB.



Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

ARRAY TYPE DISCRETE DECOUPLING UNDER BGA GRID

TECHNICAL FIELD

Various exemplary embodiments disclosed herein relate generally to circuit board pad design.

5

BACKGROUND

A land grid array (LGA) is a type of surface-mount packaging (a chip carrier) used for integrated circuits. LGA packages are used to permanently mount devices such as microprocessors. A LGA can provide more interconnection pins than can be put on a dual in-line or flat package. The whole bottom surface of the device can be used, instead of just the perimeter. A ball grid array (BGA) is a specific type of LGA that uses solder balls to facilitate the connection between the device and a circuit board.

SUMMARY

A brief summary of various exemplary embodiments is presented. Some simplifications and omissions may be made in the following summary, which is intended to highlight and introduce some aspects of the various exemplary embodiments, but not to limit the scope of the invention. Detailed descriptions of a preferred exemplary embodiment adequate to allow those of ordinary skill in the art to make and use the inventive concepts will follow in later sections.

Various exemplary embodiments relate to a printed circuit board (PCB) for electrically connecting a discrete array component comprising: a pattern formed on the PCB which is a merger of a set of via pads and a discrete array component; wherein the pattern is generated by a pin mapping between the discrete array component and a via grid array on the PCB; and wherein the pattern is formed of a metal etched during a manufacturing process of the PCB.

Various exemplary embodiments relate to a computer aided design (CAD) tool implemented on a computing device for soldering a discrete array component on a printed circuit board (PCB) for use with mounting a component comprising: a design tool mode configured to identify a placement of the discrete array component on the PCB and to verify whether pin mapping between the discrete array component and a ball grid array (BGA) on the opposite side of the PCB is feasible; a design tool mode configured to determine the geometry of a set of via pads to be associated with the discrete array component and a geometry for the discrete array component; and a design tool mode configured to generate a pattern on the PCB associated with a merger of the via pads and discrete array component.

BRIEF DESCRIPTION OF THE DRAWINGS

In order to better understand various exemplary embodiments, reference is made to the accompanying drawings, wherein:

FIG. 1A illustrates an exemplary outline of an array type component on top of a via grid;

FIG. 1B illustrates exemplary side view of FIG. 1A;

FIG. 2 illustrates exemplary separate copper structures;

FIG. 3 illustrates an exemplary result of a merged copper pattern between two different structures; and

FIG. 4 illustrates an exemplary solder mask application;

FIG. 5 illustrates an embodiment of a merged copper pattern;

FIG. 6 illustrates an embodiment of a merged copper pattern; and

FIG. 7 illustrates an exemplary method of merging copper patterns.

DETAILED DESCRIPTION

The description and drawings presented herein illustrate various principles. It will be appreciated that those skilled in the art will be able to devise various arrangements that,

although not explicitly described or shown herein, embody these principles and are included within the scope of this disclosure. As used herein, the term, “or” refers to a non-exclusive or (*i.e.*, and/or), unless otherwise indicated (*e.g.*, “or else” or “or in the alternative”). Additionally, the various embodiments described herein are not necessarily mutually
5 exclusive and may be combined to produce additional embodiments that incorporate the principles described herein. Further, while various exemplary embodiments are described with regard to printed circuit boards (PCB).

Some embodiments include a merger of two different patterns on a PCB to allow the use of array type discrete on the back side of a PCB having a BGA on the directly
10 opposite side. An array type discrete may include, for example, a plurality of resistors or capacitors. Similarly, a variety of both capacitors and resistors may be included on an array type discrete such as two resistors and one capacitor. Similarly, three resistors may be attached to a single array type discrete.

Some components may include Land Grid Arrays (LGA) to connect to a Printed
15 Circuit Board (PCB). Solder paste may be applied in this case to the PCB while the component is placed onto the correct position. The solder paste thereafter holds the component in the correct position. At a later time, a soldering operation may be performed to fix the component to the PCB.

Some components may have pads with pre-attached solder balls such as in ball
20 grid arrays (BGA's), and these may also need to be placed onto the corresponding pads on the PCB. However with BGAs there may be two alternatives – solder paste or flux, which may include solder-paste without the metallic component. Either the solder paste or the flux may stick the component in place until soldering occurs. Flux alone may be used because the solder of the “solder ball” of the BGA may provide enough solder to result in an
25 electrical connection between the component and the PCB. Once the component is

soldered onto the board there may be no visibility or access to the pad which hold the solder joints. The pads may be sheltered under the component.

In some or all of the embodiments, the PCB's may be made by the following process:

- 5 • Through-holes are produced in a circuit board. The holes may be coated with a conductive material, such as copper, producing a via barrel. Other via construction methods are recognized by those skilled in the art.
- Adjacent vias may be entirely covered with etch resist. Etch resist may be a thin layer of a nonconductive polymer which can resist the acids used to remove copper from
10 portions of the PCB. Via pads, via barrels and through-holes may be seen after etching is complete and etch resist is removed. Component pads and solder mask may also be visible. Solder mask may be a thin layer of a nonconductive polymer. Solder mask may prevent the copper portions of the via from oxidizing and prevents unintended solder bridges from accidentally forming on the circuit board. Solder mask may be applied using a silkscreen
15 process. Solder paste may then be applied to a component pad within the boundaries of solder mask.
- A portion of solder mask corresponding to a component landing area on a component pad may then be removed. This may be accomplished by etching the solder mask to remove material. In an exemplary embodiment solder mask may be modified using
20 photolithography. However, other processes may be used to remove a portion of solder the mask. Solder paste may be applied to a component pad within the boundaries of the removed portion of solder mask.
- A component may be attached to a component pad using reflowed solder paste. Solder mask may act as a part of a barrier between the via pad and component pad,
25 preventing solder bridging from occurring during the attachment process.

Referring now to the drawings, in which like numerals refer to like components or steps, there are disclosed broad aspects of various exemplary embodiments.

FIG. 1A illustrates an exemplary outline of an array type component on top of a via grid 100 on a PCB 106. FIG. 1A may include vias 102 in a grid pattern and array type component 104.

Some embodiments include a merger of two different structures on a PCB 106 to allow the use of array type discretely on the back side of a PCB having a BGA on the directly opposite side. The first structure includes the vias 102 which may belong to the part of the BGA grid for the routing of the BGA on the top side. The second structure may be referred to as a copper land pattern for an array type component, as outlined in 104. These two structures did not share the same space in the PCB in prior methods, with the copper land pattern lying outside the BGA grid. In some embodiments, with pinout mapping between the two structures, the merger of the copper structure may be allowed to share the same space on a PCB.

FIG. 1B illustrates exemplary side view of FIG. 1A 150. Exemplary side view 150 may include wrap plating 152, PCB base material 154, via fill material 156, via wall plating 158, solder mask 160, discrete component 162, and pins 164-168. Wrap plating 152 may include an electrolytic hold plating deposition which extends onto the surface of the PCB from a plated via structure. Wrap plating 152 may include copper plating from a hold which wraps around a surface foil.

PCB base material 154 may be any kind of base material such as Teflon, polyimide, FR4 high Tg, CEM1 etc. Via fill material 156 may be, for example, copper plugs, copper plate, surface material, and non-conductive epoxy. Solder mask 160 may be a thin layer of a nonconductive polymer as described above. Solder mask may prevent the copper portions of the via from oxidizing and prevents unintended solder bridges from accidentally

forming on the circuit board. Solder mask may be applied using a silkscreen process and be used to cover areas which are not intended to be soldered.

Discrete component 162 may lay on top of the PCB as illustrated. Pins 164-168 may overlap a typical BGA array pattern as illustrated where pin 166 is not immediately
5 above a via. As illustrated in the following figures, the pin mapping of the discrete array component(s) may include any variety of geometry and patterning. For example, the same type of array component may be repeated on the PCB in a repeated pattern. Similarly, different array type components and/or patterning of the component may be overlapped in development of the PCB. For example, use of a two capacitor array component may be
10 repeated multiple times on one PCB. This would account for a similar pattern being repeated. Similarly, a PCB may account for one three resistor component, one two capacitor component and one component with one resistor and one capacitor on it, such that the geometry of the three components on the PCB is not in a fixed pattern.

FIG. 2 illustrates exemplary separate copper structures 200. Exemplary structures
15 200 may include copper design vias 202, discrete component copper land pattern 204, and PCB 206. The two independent structures shown in FIG. 2 are designed for the via grid for the BGA which may protrude from both sides of the PCB and for the array type discrete component.

As shown in FIG. 1A, four of the vias of the via grid array may map to the four
20 corner pins of the array type discrete while the two pins in the middle array type discrete may map to two vias as shown and may allow for the grounding of the device. Some embodiments may overlay the design the two copper structures, *i.e.*, the via grid array and the copper land pattern, which under normal circumstances may take up space separately on the PCB 106.

FIG. 3 illustrates an exemplary result of a merged copper pattern between two different copper structures 300. FIG. 3 illustrates the result of the two copper structures of FIG. 2 overlayed on top of each other.

FIG. 4 illustrates an exemplary solder mask application 400. Exemplary solder mask application 402 may include solder mask 402. A solder mask 402 may cover an exemplary area which is not intended be soldered. This solder mask 402 may allow an array type discrete component to be put on the back side of a BGA and seeks to minimize the chance of shorts between adjacent copper pads.

FIG. 5 illustrates an embodiment of a merged copper pattern 500. Embodiment 500 may include merged copper pattern 502, vias 504, and PCB 506. Copper pattern 502 may be spread over a 4 x 5 via grid as depicted. The copper pattern 502 has four corner pads that align with four corner vias of the 4 x 5 via grid. Embodiment 500 may also include a middle copper layer 508 which may be spread over a 2 x 4 layer.

FIG. 6 illustrates another embodiment of a merged copper pattern 600. Embodiment 600 may include pads 602, 604, 606, 608, 610, 612, 614, 616, vias 620, and PCB 618. As is illustrated, the pads may be distributed differently. For example, pads 602 and 610 may be a pair, while pads 604 and 612 may be another pair. The pad pairs may be separated by different amount of vias as illustrated.

FIG. 7 illustrates an exemplary method of merging copper patterns 700. Method 700 may begin at step 702 where a CAD tool may be used or a PCB may be created by this method. Method 700 may proceed to step 704 where the method may identify the placement of one or more discrete array components on the PCB.

Method 700 may then proceed to step 706 where it may verify the pin mapping between discrete components and the BGA. The discrete component may be made up of any number of components such as capacitors and/or resistors and may have any number of

pins. Similarly, the discrete array component may be any size or geometry such as illustrated in FIG. 5-6. The method may then proceed to step 708.

In step 708 the method may determine the geometry of the via pads and discrete component(s). The method may then proceed to step 710. In step 710 the CAD tool or PCB
5 manufacturer may generate one or more patterns which may include the merged via pads and one or more discrete components. In step 710, the generated pattern may be analyzed to determine the portions of the generated pattern to be masked by solder mask. The method may then proceed to step 712 where it may stop.

The pattern generated by the method of merging copper patterns 700 may then
10 be used in a manufacturing process to form such a generated pattern on the via side of the PCB. Then the manufacturing process may mask portions of the formed copper pattern using solder mask.

In an exemplary embodiment, a computer aided design (CAD) tool allows the selection of vias and arrangement of the solder mask, component pads, and vias to be
15 substantially automated. The computer aided design tool may automatically identify appropriate spacing and shape of the solder pad so as to allow placement of the surface mount components on the printed circuit board. The CAD tool may also automatically test and merge copper patterns in their design on top of a PCB as described above. A CAD tool may also provide instructions to control a machine to manufacture the modified circuit
20 board. Instructions may be exported to the machine or the design tool may directly control the machine.

The CAD instructions may include any Electronic Design Automation tool or technique. For example, mask data preparation (MDP) may be used such as generation of lithography photomasking which may be used to manufacture a circuit or chip. Resolution
25 enhancement techniques to increase the photomask quality may also be used. Similarly,

Optimal Proximity Correction (OPC) for compensation of interference and diffraction may be utilized. Mask generation may also be utilized in the manufacturing. Software systems and versions such as Advanced Design System, Altium Designer, CircuitLogix, CircuitMaker, DesignSpark PCB, Pulsonix, SLED and Micro-Cap may be used or programmed for
5 creation and automation of such circuits.

It should be apparent from the foregoing description that various exemplary embodiments of the invention may be implemented in hardware and/or firmware. Furthermore, various exemplary embodiments may be implemented as instructions stored on a machine-readable storage medium, which may be read and executed by at least one
10 processor to perform the operations described in detail herein. A machine-readable storage medium may include any mechanism for storing information in a form readable by a machine, such as a personal or laptop computer, a server, or other computing device. Thus, a machine-readable storage medium may include read-only memory (ROM), random-access memory (RAM), magnetic disk storage media, optical storage media, flash-memory devices,
15 and similar storage media.

It should be appreciated by those skilled in the art that any block diagrams herein represent conceptual views of illustrative circuitry embodying the principals of the invention. Similarly, it will be appreciated that any flow charts, flow diagrams, state transition diagrams, pseudo code, and the like represent various processes which may be substantially
20 represented in machine readable media and so executed by a computer or processor, whether or not such computer or processor is explicitly shown.

Although the various exemplary embodiments have been described in detail with particular reference to certain exemplary aspects thereof, it should be understood that the invention is capable of other embodiments and its details are capable of
25 modifications in various obvious respects. As is readily apparent to those skilled in the

art, variations and modifications can be affected while remaining within the spirit and scope of the invention. Accordingly, the foregoing disclosure, description, and figures are for illustrative purposes only and do not in any way limit the invention, which is defined only by the claims.

CLAIMS

What is claimed is:

1. A printed circuit board (PCB) for electrically connecting a discrete array component comprising:
 - 5 a pattern formed on the PCB which is a merger of a set of via pads and a discrete array component;
wherein the pattern is generated by a pin mapping between the discrete array component and a via grid array on the PCB; and
wherein the pattern is formed of a metal etched during a manufacturing process
10 of the PCB.
2. The PCB of claim 1, wherein the PCB includes a plurality of the patterns formed on the PCB.
3. The PCB of any of claims 1 and 2, wherein the discrete array component includes a plurality of pins.
- 15 4. The PCB of any of claims 1 to 3, wherein the PCB includes a plurality of different patterns etched on the PCB.
5. The PCB of any of claims 1 to 4, wherein the metal is copper.
6. The PCB of any of claims 1 to 5, wherein the pattern is generated by having verified that a pin mapping between the discrete array component and a ball grid array on the
20 opposite side of the PCB is feasible.

7. A computer aided design (CAD) tool implemented on a computing device for soldering a discrete array component on a printed circuit board (PCB) for use with mounting a component comprising:
- a design tool mode configured to identify a placement of the discrete array component on the PCB and to verify whether pin mapping between the discrete array component and a ball grid array (BGA) on the opposite side of the PCB is feasible;
- a design tool mode configured to determine the geometry of a set of via pads to be associated with the discrete array component and a geometry for the discrete array component; and
- a design tool mode configured to generate a pattern on the PCB associated with a merger of the via pads and discrete array component.
8. The CAD tool of claim 7, wherein the discrete component is made up a plurality of components.
9. The CAD tool of any of claims 7 and 8, wherein the discrete component is made up of a plurality of pins.
10. The CAD tool of any of claims 7 to 9, wherein the pattern is analyzed to determine the portions of the generated pattern to be masked by solder mask.




FIG. 1A




FIG. 1B




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7

INTERNATIONAL SEARCH REPORT

International application No
PCT/IB2017/000943

A. CLASSIFICATION OF SUBJECT MATTER
INV. H05K1/11 H05K3/00
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H05K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2015/092373 A1 (CHAN ALEX [CA] ET AL) 2 April 2015 (2015-04-02) paragraphs [0020] - [0032]; figures -----	1-10
X	US 2012/168216 A1 (CHAN ALEX [CA] ET AL) 5 July 2012 (2012-07-05) paragraphs [0020] - [0035]; figures -----	1-10
X	US 2007/294653 A1 (BARTLEY GERALD KEITH [US] ET AL) 20 December 2007 (2007-12-20) paragraphs [0017] - [0029]; figures -----	1-10



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

24 October 2017

Date of mailing of the international search report

06/11/2017

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Geoghegan, C

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/IB2017/000943

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2015092373 A1	02-04-2015	NONE	
US 2012168216 A1	05-07-2012	NONE	
US 2007294653 A1	20-12-2007	US 2007294653 A1	20-12-2007
		US 2009138832 A1	28-05-2009