




- (51) International Patent Classification:
G11C 13/00 (2006.01)
- (21) International Application Number:
PCT/JP2012/056788
- (22) International Filing Date:
9 March 2012 (09.03.2012)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
2011-117555 26 May 2011 (26.05.2011) JP
- (71) Applicant (for all designated States except US): **KA-BUSHIKI KAISHA TOSHIBA** [JP/JP]; 1-1, Shibaura 1-chome, Minato-ku, Tokyo, 1058001 (JP).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **DEGUCHI, Jun** [JP/JP]; c/o Intellectual Property Division, Toshiba Corporation, 1-1, Shibaura 1-chome, Minato-ku, Tokyo, 1058001 (JP). **TODA, Haruki** [JP/JP]; c/o Intellectual Property Division, Toshiba Corporation, 1-1, Shibaura 1-chome, Minato-ku, Tokyo, 1058001 (JP).
- (74) Agents: **ITAMI, Masaru** et al.; Aioi Nissay Dowa Sonpo Nibancho Bldg. 8F, 5-6, Nibancho, Chiyoda-ku, Tokyo, 102-0084 (JP).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: SEMICONDUCTOR MEMORY DEVICE

FIG. 5



(57) Abstract: A semiconductor memory device comprises a memory cell array including plural memory cells provided at the intersections of plural first lines and plural second lines; and a write circuit. The write circuit, on execution of a write operation, executes a first step of applying a voltage across the first and second lines connected to a data-write-targeted, selected memory cell, and a different voltage across the first and second lines connected to a data-write-untargeted, unselected memory cell of the plural memory cells and, after execution of the first step, executes a second step of applying a voltage, required for data write, across the first and second lines connected to the selected memory cell, and bringing at least one of the first and second lines connected to the unselected memory cell into the floating state.



Published:

— *with international search report (Art. 21(3))*

- 1 -

DESCRIPTION

TITLE

SEMICONDUCTOR MEMORY DEVICE

5

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2011-117555, filed on May 26, 2011, the entire contents of which are incorporated herein by reference.

10

FIELD

The embodiment relates to a semiconductor memory device.

15

BACKGROUND

20

A variable resistance memory (ReRAM: Resistance Random Access Memory) easily formable in three dimensions, for example, has received attention as a semiconductor memory device capable of storing mass data for use. Cells of the variable resistance memory are characterized in the asymmetry of the voltage-current characteristic that greatly changes in accordance with the polarity of the voltage applied to the memory cell.

25

Conventionally, the semiconductor memory device including the variable resistance memory cells distinguishes a selection-targeted memory cell (hereinafter referred to as a "selected memory cell") from other memory cells (hereinafter referred to as "unselected memory cells") by applying a bias,

different from that to the selected memory cell, to all unselected memory cells from external to make access to the selected memory cell. In accordance with setting of the bias, it is possible to increase the margin of failed operation of unselected memory cells, thereby ensuring reliable operation of the cell array. The setting of the bias is not easy, however, and if it is intended to make access under an optimal bias condition, an increase occurs in current consumption, for example, as a problem.

Therefore, if these variable resistance memories are used in mass storage semiconductor memory devices, the size of the access-targeted cell array cannot be increased sufficiently. As a result, the share of memory cells in a semiconductor memory device lowers such that the merit of the three-dimensional structure cannot be exerted sufficiently.

[Patent Document 1] JP 2010-33675A

BRIEF DESCRIPTION OF DRAWINGS

[Fig. 1] A diagram showing the configuration of a semiconductor memory device according to a first embodiment.

[Fig. 2] A perspective view of part of a memory cell array in the semiconductor memory device according to the same embodiment.

[Fig. 3] A diagram showing a circuit symbol and a voltage-current characteristic of a memory cell in the semiconductor memory device according to the same embodiment.

[Fig. 4] An equivalent circuit diagram of part of the memory cell array in the semiconductor memory device

according to the same embodiment.

[Fig. 5] A diagram showing a bias state of the memory cell array at the time of write operation (set operation) through a floating access method in the semiconductor memory device according to the same embodiment.

[Fig. 6] A diagram showing a specific potential variation on each line at the time of write operation (set operation) through the floating access method in the semiconductor memory device according to the same embodiment.

10 [Fig. 7] A diagram showing a specific potential variation on each line at the time of write operation (reset operation) through the floating access method in the semiconductor memory device according to the same embodiment.

[Fig. 8] A diagram showing a general potential variation on each line at the time of write operation (set operation) through the floating access method in the semiconductor memory device according to the same embodiment.

[Fig. 9] A diagram showing a general potential variation on each line at the time of write operation (reset operation) through the floating access method in the semiconductor memory device according to the same embodiment.

[Fig. 10] A diagram illustrative of an example of line selection at the time of write operation through a floating access method in a semiconductor memory device according to a second embodiment.

[Fig. 11] A diagram illustrative of another example of line selection at the time of write operation through the floating access method in the semiconductor memory device

according to the same embodiment.

[Fig. 12] A diagram showing a bias state of a memory cell array at the time of write operation (set operation) through a floating access method in a semiconductor memory device according to a comparison example.

[Fig. 13] A diagram showing a bias state of the memory cell array in consideration of the capacitive coupling between lines in Fig. 12.

10

DETAILED DESCRIPTION

A semiconductor memory device according to the embodiment comprises a memory cell array including plural first lines, plural second lines intersecting the first lines, and plural memory cells provided at the intersections of the plural first lines and the plural second lines and operative to store data in accordance with different resistance states; and a write circuit operative to execute a write operation to a data-write-targeted, selected memory cell of the plural memory cells, the memory cell having a set operation for changing the resistance state from the first resistance state to the second resistance state on application of a set voltage of the first polarity, and a reset operation for changing the resistance state from the second resistance state to the first resistance state on application of a reset voltage of the second polarity opposite in polarity to the first polarity, and having the voltage-current characteristic at the first polarity and the voltage-current characteristic at the second polarity being asymmetrical, and the write circuit, on execution of

the write operation, executing a first step of applying a voltage across the first and second lines connected to the selected memory cell, and a different voltage across the first and second lines connected to a data-write-untargeted, unselected memory cell of the plural memory cells and, after execution of the first step, executing a second step of applying a voltage, required for data write, across the first and second lines connected to the selected memory cell, and bringing at least one of the first and second lines connected to the unselected memory cell into the floating state.

Semiconductor memory devices according to the embodiments will now be described below with reference to the drawings.

[First Embodiment]

Fig. 1 is a diagram showing the configuration of a semiconductor memory device according to a first embodiment. This semiconductor memory device comprises a memory cell array 1. The memory cell array 1 includes plural stacked memory cell mats (memory cell layers). Each memory cell mat contains plural bit lines BL (first lines) and plural word lines WL (second lines), and memory cells MC selected by these word lines WL and bit lines BL. Hereinafter, the bit lines BL and word lines WL may also be referred to as "lines" generally. In the present embodiment, it is not always required to include plural stacked memory cell mats.

The bit lines BL in the memory cell mat are electrically connected to a column control circuit 2 operative to control the bit lines BL and execute erasing data in the memory cell

MC, writing data in the memory cell MC and reading data from the memory cell MC. Hereinafter, erasing data in the memory cell MC and writing data in the memory cell MC may also be referred to as "write operation" collectively. In addition, 5 the write operation and reading data from the memory cell MC may also be referred to as "access operation" collectively. The column control circuit 2 includes a bit line driver 2' operative to supply a voltage, required for access operation, to the bit line BL, and a sense amp SA operative to sense and 10 amplify the current flowing in the memory cell MC at the time of read operation to determine the data stored in the memory cell MC.

On the other hand, the word lines WL in the memory cell mat are electrically connected to a row control circuit 3 15 operative to select among the word lines WL at the time of access operation. The row control circuit 3 includes a word line driver 3' operative to supply a voltage, required for access operation, to the word line WL. The row control circuit 3, together with the column control circuit 2, is contained 20 in a write circuit.

Fig. 2 is a perspective view showing part of the memory cell array 1.

The memory cell array 1 is a memory cell array of the cross-point type. The memory cell mat MM in the memory cell 25 array 1 includes plural bit lines BL disposed in parallel, and plural word lines WL disposed in parallel in the direction of intersecting the bit lines BL. Each intersection of the bit line BL and the word line WL is provided with a memory

cell MC as sandwiched between both lines. The memory cell array 1 includes plural such memory cell mats MM stacked in multiple layers, as described above, in which the vertically adjacent memory cell mats MM share the word lines WL or the bit lines BL. In the case of Fig. 2, a memory cell mat MM0 in the lowermost layer of the memory cell array 1 and a memory cell mat MM1 adjacently located above the memory cell mat MM0 share the word lines WL00-WL02.

Fig. 3(A) is a diagram showing a circuit symbol of the memory cell MC. Fig. 3(B) is a diagram showing a voltage-current characteristic of the memory cell MC. Hereinafter, a node Na shown in Fig. 3(A) is referred to as the "anode", and a node Nc as the "cathode". The direction facing from the anode Na toward the cathode Nc shown by the arrow in Fig. 3(A) is referred to as the "forward direction", and the direction in reverse thereto as the "reverse direction". Therefore, a bias is the forward bias (first polarity) if the voltage on the cathode Nc is lower than that on the anode Na while a bias is the reverse bias (second polarity) if the voltage on the cathode Nc is higher than that on the anode Na.

The memory cell MC comprises a variable resistance element and stores data in accordance with different resistance states of the variable resistance element. Hereinafter, a state of the memory cell MC including the variable resistance element in the high resistance state (first resistance state) is referred to as a "reset state" while a state of the memory cell MC including the variable resistance element in the low resistance state (second

resistance state) is referred to as a "set state". In addition, the operation for changing the memory cell MC in the reset state into the set state is referred to as "set operation" while the operation for changing the memory cell MC in the set state into the reset state is referred to as "reset operation". Therefore, the write operation is referred to as that for subjecting the memory cell MC to set operation or reset operation.

The memory cell MC has the property of a solid electrolyte. This is the property that makes the voltage-current characteristic asymmetrical in accordance with the direction of a bias (the polarity of an applied voltage) as shown in Fig. 3(B). As can be found from Fig. 3(B), the voltage-current characteristic of the memory cell MC is such that the cell current can be approximated by $I \sim A \exp(\alpha V)$ (A and α are constants) except the vicinity of the applied voltage $V = 0$. The coefficient α when the memory cell MC in the reset state is forward-biased is almost the same as that when the memory cell MC in the reset state is reverse-biased and that when the memory cell MC in the set state is reverse-biased. In contrast, the coefficient α when the memory cell MC in the set state is forward-biased becomes extremely large. Further, $\ln I$ becomes $\pm\infty$ in the vicinity of the applied voltage $V = 0$.

When the memory cell MC in the reset state is forward-biased, the memory cell MC still remains in the reset state within a range of the applied voltages V from near $0V$ to a set voltage V_{set} . In this case, the cell current I flowing

in the memory cell MC varies reversibly in accordance with variations in the applied voltage V (the arrow a0). When the applied voltage V becomes equal to or higher than the set voltage Vset, the state of the memory cell MC changes from the reset state to the set state irreversibly (set operation) (the arrow a1).

When the memory cell MC in the set state is forward-biased, on the other hand, the cell current I flowing in the memory cell MC varies reversibly in accordance with variations in the applied voltage V (the arrow a2). The memory cell MC in the set state, however, can make no transition to the reset state as far as it is forward-biased even if the applied voltage V is elevated.

When the memory cell MC in the reset state is reverse-biased, the cell current I flowing in the memory cell MC varies reversibly in accordance with variations in the applied voltage V (the arrow a3). The memory cell MC in the reset state, however, can make no transition to the set state as far as it is reverse-biased even if the applied voltage V is elevated.

When the memory cell MC in the set state is reverse-biased, on the other hand, the memory cell MC still remains in the set state within a range of the applied voltages from 0V, the reverse bias from 0V, to a voltage, -Vreset (hereinafter, Vreset is referred to as a "reset voltage"). In this case, the cell current I flowing in the memory cell MC varies reversibly in accordance with variations in the applied voltage V (the arrow a3). When the applied voltage

V becomes equal to or lower than the voltage, $-V_{\text{reset}}$, the state of the memory cell MC changes from the set state to the reset state irreversibly (reset operation).

Fig. 4 is an equivalent circuit diagram of part of the memory cell array 1. This figure shows bit lines BL0-BL2, word lines WL00-WL02, and plural memory cells MC in the memory cell mat MM0 as part of the memory cell array 1.

In the case of Fig. 4, the bit line BL is connected to the anode Na, and the word line WL to the cathode Nc.

Referring to the equivalent circuit of Fig. 4, the write operation to the memory cell MC is described next. For convenience of description, an access-targeted memory cell may also be referred to a "selected memory cell", other memory cells as "unselected memory cells", a bit line connected to the selected memory cell as a "selected bit line", a word line connected to the selected memory cell as a "selected word line", a bit line connected to an unselected memory cell as an "unselected bit line", and a word line connected to an unselected memory cell as an "unselected word line". The selected bit line and the selected word line may also be referred to as "selected lines" generally, and unselected bit lines and unselected word lines as "unselected lines" generally.

The following description is given to the case when all memory cells MC are in the reset state in which a memory cell MC001 in a memory cell mat MM0 is determined as a selected memory cell, and the selected memory cell MC001 is subject to set operation.

When the selected memory cell MC001 is subject to the

- 11 -

set operation, the selected bit line BL00 connected to the selected memory cell MC001 is applied with a set voltage V_{set} , and the selected word line WL01 connected to the selected memory cell MC001 is applied with 0V. At that time, an idea is required
5 to prevent data disturb in other unselected memory cells MC such as memory cells MC000, MC002.

As one such method, there is a method of applying a voltage $V_{set}/2$ equal to half the set voltage V_{set} across unselected bit lines BL01 and BL02 and unselected word lines WL00 and
10 WL02.

In this case, unselected memory cells MC010, MC012, MC020 and MC022 connected to the intersections of the unselected bit lines BL01 and BL02 and the unselected word lines WL00 and WL0 are not biased. Unselected memory cells MC000 and
15 MC002 connected to the selected bit line BL00 and unselected memory cells MC011 and MC021 connected to the selected word line WL01 are applied with a forward bias of the voltage $V_{set}/2$. Nevertheless, the voltage $V_{set}/2$ is not a sufficient forward bias capable of causing set operation as can be found from
20 the characteristic of the memory cell MC shown in Fig. 3(B).

Thus, the above method is possible to subject the selected memory cell MC001 to the set operation without causing data disturb in unselected memory cells MC.

The use of this method, however, causes a plurality of
25 unselected memory cells forward-biased between fixed potentials and accordingly increases current consumption, for example, as a problem. Therefore, the use of the memory cells as a large-capacity memory file, for example, requires dealing

while suppressing the range of memory cells related to the write operation as narrow as possible. As a result, the share of memory cells in the entire device lowers such that it is not possible to sufficiently exert the characteristic of the memory cell of the cross-point type easily formable in three-dimensions.

As a method of solving the above problem, there is a write operation through a floating access method.

Fig. 12 is a diagram showing a bias state of a memory cell array at the time of write operation (set operation) through the floating access method, providing a comparison example to the present embodiment. In Fig. 12, "~" indicates that it is in the floating state. For example, "Vset/2~" means that it is brought into the floating state while applied with the voltage Vset/2.

The floating access method is a method of applying the set voltage or the reset voltage to the selected memory cell while bringing at least one of bit lines and word lines connected to unselected memory cells into the floating state. It is a method of placing unselected memory cells into bias states distributed in a self-aligned manner.

The following description is given to the case when all memory cells MC are in the reset state, as a specific example, in which a memory cell MC001 in a memory cell mat MM0 is determined as a selected memory cell, and the selected memory cell MC001 is subject to a set operation.

The write operation through the floating access method can be realized by two steps, including an access preparation

step (first step) of turning the state of retaining the resistance state of the memory cell MC (hereinafter referred to as a "standby state") to the state of making the memory cell MC accessible (hereinafter referred to as an "active standby state"), and an access step (second step) of actually making access to the memory cell MC in the memory cell array in the active standby state. The state of the memory cell array at the access step is referred to as an "access state".

Before the set operation, the memory cell array 1 is in the standby state. In this state, the bit line driver and the wordline driver (not shown) apply a voltage equal to around the ground voltage (0V) to all bit lines BL00-BL02 and word lines WL00-WL02.

Subsequently, at the access preparation step, as shown in Fig. 12, the bit line driver and the word line driver apply a voltage $V_{set}/2$ equal to half the set voltage V_{set} to all bit lines BL00-BL02 and word lines WL00-WL02.

Then, at the access step, as shown in Fig. 12, after bringing unselected bit lines BL01 and BL02 and unselected word lines WL00 and WL02 into the floating state ($V_{set}/2\sim$) (s1 in Fig. 12), the bit line driver and the word line driver apply the set voltage V_{set} to the selected bit line BL00, and 0V to the selected word line WL01 (s2 in Fig. 12).

At the access step, the selected memory cell MC001 is applied with a forward bias of the set voltage V_{set} . On the other hand, unselected memory cells MC are applied with some bias through current paths extending from the selected bit line BL00 toward the selected word line WL00.

The current paths passing through unselected memory cells MC pass through at least three unselected memory cells MC. For example, in the case of a current path P0 shown with the dashed-line in Fig. 12, it passes from the selected bit line BL00 toward the selected word line WL01 through three
5 unselected memory cells MC000, MC010 and MC011.

In a word, in the current path passing through unselected memory cells, the set voltage Vset is divided by at least three unselected memory cells MC. As a result, an unselected memory
10 cell MC is only applied with a voltage that is determined in accordance with the location thereof in a self-aligned manner and that is lower than the set voltage Vset.

The current path passing through unselected memory cells MC always involves a reverse-biased, unselected memory cell
15 MC such as the unselected memory cell MC010 in the current path P0. Therefore, an extremely slight current is allowed to flow therein. As a result, it is possible to suppress power consumption in the memory cell array.

Further, the write operation through the floating access
20 method is just required at the access step to bring unselected lines into the floating state. Accordingly, it can be realized with no requirement of special peripheral circuits and no increase in chip area.

The above-described write operation according to the
25 comparison example assumes a memory cell array having an ideal characteristic. In practice, the fine processing of the memory cell array, for example, in the memory cell array, may cause, as shown with the dashed-line in Fig. 13, parasitic

capacities C_{bb} , C_{ww} , C_{bg} and C_{wg} between the bit lines BL, between the word lines WL, between the bit line BL and the ground line GND, and between the word line WL and the ground line GND, respectively. Therefore, the write operation
5 according to the comparison example causes the following problem.

When the memory cell array is finely processed, in comparison with the distance between the bit line BL and the ground line GND or between the word line WL and the ground
10 line GND, the distance between the bit lines BL or between the word lines WL becomes extremely shorter. Therefore, the above parasitic capacities are related as in $C_{bb} \gg C_{bg}$, $C_{ww} \gg C_{wg}$.

Therefore, in practice, when the unselected bit lines
15 BL01 and BL02 are brought into the floating state (s1 in Fig. 13), and then the potential on the selected bit line BL00 is changed from the voltage $V_{set}/2$ to the set voltage V_{set} (s2 in Fig. 13), the capacitive coupling through the parasitic capacity C_{bb} boosts the voltages on the unselected bit lines
20 BL01 and BL02 (a1, s3 in Fig. 11). For example, if the capacitive coupling between the bit lines BL has a coupling coefficient of 1, the potentials on the unselected bit lines BL01 and BL02 in the floating state rise from near the voltage $V_{set}/2$ to near the set voltage V_{set} by the voltage $V_{set}/2$.

25 This is similar to the case of the word lines WL. For example, if the capacitive coupling between the word lines WL has a coupling coefficient of 1, the potentials on unselected word lines WL fall from near the voltage $V_{set}/2$ to near 0V

by the voltage $V_{set}/2$ (s3 in Fig. 13).

As a result, unselected memory cells MC are applied with a forward bias of the set voltage V_{set} as well. Furthermore, data disturb in unselected memory cells MC arise.

5 In the case of the memory cell MC subjected to reset operation, though the detailed description thereof is omitted, the influence of the capacitive coupling between lines may possibly cause data disturb as is the case with the above set operation.

10 Therefore, in order to suppress data disturb due to the influence of the capacitive coupling, the present embodiment uses the write operation through the floating access method capable of ensuring a sufficient disturb margin at the access step.

15 Fig. 5 is a diagram showing a bias state of the memory cell array 1 at the time of write operation (set operation) through the floating access method according to the present embodiment. The indications in the figure follow Fig. 13.

Fig. 6 is a diagram showing a potential variation on
20 each line at the time of set operation according to the present embodiment. In the figure, the potential shown with the bold solid line is a potential at the time of completion of the access preparation step, and the potential shown with the thin solid line indicates a potential after application of the set
25 voltage to the selected bit line. The thin solid line indicates a potential when the capacitive coupling between lines has a coupling coefficient of 1.

A specific example is described here on the case when

all memory cells MC are in the reset state, and a memory cell MC001 in a memory cell mat MM0 is determined as a selected memory. In this case, the selected memory cell MC001 is subject to set operation.

5 For easy understanding, the description is given indicating specific numerals. For example, the set voltage Vset is 3.0 V and the capacitive coupling between bit lines BL and that between word lines WL have a coupling coefficient of 1. The present embodiment is though not limited to these
10 indicated numerals as described later. This point should be noted.

As described below, the set operation according to the present embodiment differs from the set operation according to the comparison example in the bias state of the memory cell
15 array 1 at the access preparation step.

As for the standby state before the set operation, it is similar to that in the case of the comparison example and accordingly omitted from the description.

Subsequently, at the access preparation step, as shown
20 in Fig. 5, the bit line driver 2' applies 1.5 V to the selected bit line BL00, and 0.5 V to unselected bit lines BL01 and BL02. In addition, the word line driver 3' applies 1.5 V to the selected word line WL01, and 2.5 V to unselected word lines WL00 and WL02.

25 At the access step, as shown in Fig. 5, after bringing unselected bit lines BL01 and BL02 and unselected word lines WL00 and WL02 into the floating state (0.5 V~ and 2.5 V~) (s1 in Fig. 5), the bit line driver 2' applies 3.0 V to the selected

bit line BL00, and the word line driver 3' applies 0 V to the selected word line WL01 (s2 in Fig. 5).

At the access step, the selected memory cell MC001 is applied with a forward bias of the set voltage Vset, that is,
5 3.0 V.

When the potential on the selected bit line BL00 is changed from 1.5 V to 3.0 V (s2 in Figs. 5 and 6), on the other hand, the capacitive coupling through the parasitic capacity Cbb boosts the potentials on unselected bit lines BL01 and
10 BL02 (a1 in Fig. 5, s3 in Figs. 5 and 6). Specifically, the potentials on the unselected bit lines BL01 and BL02 in the floating state rise from near 0.5 V to near 2.0 V by 1.5 V.

This is similar to the case of the word lines WL. When the potential on the selected word line WL01 is changed from
15 1.5 V to 0 V (s2 in Figs. 5 and 6), the potentials on the unselected word lines WL00 and WL02 fall via the parasitic capacity Cww (a2 in Fig. 5, s3 in Figs. 5 and 6). Specifically, the potentials on the unselected word lines WL00 and WL02 in the floating state fall from near 2.5 V to near 1.0 V by 1.5 V.

20 In the case of the present embodiment, however, different from the case of the comparison example, every unselected memory cell MC is only applied with a forward bias lower than 3.0 V that cannot reach the set voltage Vset. Specifically, unselected memory cells MC00 and MC02 connected to the selected
25 bit line BL00 are only applied with a forward bias of 2.0 V and other unselected memory cells with 1.0 V. In a word, the set operation according to the present embodiment is possible to ensure a disturb margin of 1.0 V at the minimum even if

it is assumed that the capacitive coupling between lines has a coupling coefficient of 1 as the worst condition.

Fig. 7 is a diagram showing a potential variation on each line at the time of write operation (reset operation) through the floating access method according to the present embodiment. The indications in the figure follow Fig. 6. As for the diagram showing a bias state of the memory cell array 1 at the time of the reset operation according to the present embodiment, it is similar to Fig. 5 except specific numerals and accordingly omitted.

For easy understanding, the following description is given indicating specific numerals. For example, the reset voltage V_{reset} is 3.0 V and the capacitive coupling between bit lines BL and that between word lines WL have a coupling coefficient of 1. The present embodiment is though not limited to these indicated numerals as described later. This point should be noted.

As for the standby state before the reset operation, it is similar to that in the case of the comparison example and accordingly omitted from the description.

Subsequently, at the access preparation step, as shown in Fig. 7, the bit line driver 2' applies 0.5 V to the selected bit line BL, and 1.5 V to unselected bit lines BL. In addition, the word line driver 3' applies 2.5 V to the selected word line WL, and 1.5 V to unselected word lines WL.

At the access step, after bringing unselected bit lines BL and unselected word lines WL into the floating state, the bit line driver 2' applies 0 V to the selected bit line BL

as shown in Fig. 7, and the word line driver 3' applies 3.0 V to the selected word line WL (s2 in Fig. 7).

At the access step, the selected memory cell MC is applied with a reverse bias of the reset voltage Vreset, that is, 3.0 V.

When the potential on the selected bit line BL is changed from 0.5 V to 0 V (s2 in Fig. 5), on the other hand, the potentials on unselected bit lines BL fall via the parasitic capacity Cbb (s3 in Fig. 5). Specifically, the potentials on the unselected bit lines BL in the floating state fall from near 1.5 V to near 1.0 V by 0.5 V.

This is similar to the case of the word lines WL. When the potential on the selected word line WL is changed from 2.5 V to 3.0 V (s2 in Fig. 7), the capacitive coupling through the parasitic capacity Cww boosts the potentials on the unselected word lines WL (s3 in Fig. 7). Specifically, the potentials on the unselected word lines WL in the floating state rise from near 1.5 V to near 2.0 V by 0.5 V.

Every unselected memory cell MC, however, is only applied with a reverse bias lower than 3.0 V that cannot reach the reset voltage Vreset. Specifically, unselected memory cells MC connected between the selected bit line BL and unselected word lines WL and unselected memory cells MC connected between unselected bit lines BL and the selected word line WL are only applied with a reverse bias of 2.0 V and other unselected memory cells with 1.0 V. In a word, the reset operation according to the present embodiment is possible to ensure a disturb margin of 1.0 V at the minimum even if it is assumed that the capacitive

coupling between lines has a coupling coefficient of 1 as the worst condition.

In the example of write operation shown in Figs. 5-7, it is assumed that the capacitive coupling has a coupling
5 coefficient of 1, and the potential variation on the selected line causes the same variation in the potentials on all unselected lines.

In practice, however, all capacitive couplings between the selected line and unselected lines do not have a coupling
10 coefficient of 1 but have those distributed over a range of 0-1. In addition, the distribution tends to become smaller as the distance from the unselected line to the selected line becomes longer.

Therefore, at the time of set operation, when the selected
15 memory cell MC is applied with a forward bias of the set voltage V_{set} , that is, 3.0 V at the access step, certain unselected bit lines BL may possibly exhibit such potentials that rise from near 0.5 V to near 2.0 V while other unselected bit lines BL may possibly exhibit such potentials that hardly vary from
20 near 0.5 V. In a word, in practice, after the selected memory cell MC is applied with a forward bias of the set voltage V_{set} , the potentials on unselected bit lines BL distribute over a range of 0.5-2.0 V. This point should be noted.

In addition, similar to this case, also at the time of
25 reset operation, after the selected memory cell MC is applied with a reverse bias of the reset voltage V_{reset} , the potentials on unselected bit lines BL distribute over a range of 1.0-1.5 V. This point should be noted.

In either case, the write operation according to the present embodiment described with reference to Figs. 5-7 is possible to ensure a disturb margin of 1.0 V at the minimum.

Up to now, the write operation according to the present embodiment is described using specific numerals. In general, the potential on each line can be described as follows.

Fig. 8 is a diagram showing a potential variation on each line at the time of set operation according to the present embodiment. The indications in the figure follow Fig. 6.

At the time of completion of the access preparation step, the potentials on the selected bit line, the unselected bit line, the selected word line and the unselected word line are represented by $U_b(U1)$, U , $V_w(V1)$ and V , respectively. In addition, the disturb margin intended to ensure is represented by Δ . In this case, the relations among those can be represented as in Expressions (1)-(5) in general.

$$V - U \leq V_{reset} - \Delta \quad (1)$$

$$(U + V_{set} - U_b) - (V - V_w) \leq V_{set} - \Delta \quad (2)$$

$$V_w + \Delta \leq V \quad (3)$$

$$U + \Delta \leq U_b \quad (4)$$

$$U < U_b \leq V_w < V \quad (5)$$

Expressions (1) and (2) represent the potential relations between the unselected bit line and the unselected word line. Expression (3) represents the potential relation between the selected bit line and the unselected word line. Expression (4) represents the potential relation between the

unselected bit line and the selected word line. Expression (5) indicates the condition for reverse biasing all memory cells at the access preparation step.

Ensuring the disturb margin Δ in the set operation requires setting the potential on each line at the access preparation step in such a manner that all memory cells are not forward-biased.

Therefore, the potential on each line is set so as to satisfy $V_w - U_b > V - U$ from Expression (5).

If it is not possible to prepare many potentials for convenience of designing the bit line driver 2' and the word line driver 3', for example, it is sufficient to use $V_w = U_b$, and thus $U + 2\Delta \leq V$, as in the specific example shown in Figs. 5 and 6.

Fig. 9 is a diagram showing a potential variation on each line at the time of reset operation according to the present embodiment. The indications in the figure follow Fig. 7.

In the case of reset operation, at the time of completion of the access preparation step on each line, the relations among the potentials on the selected bit line, the unselected bit line, the selected word line and the unselected word line can be represented as in Expressions (6)-(10) in general.

$$V + \Delta \leq V_w \quad (6)$$

$$U_b + \Delta \leq U \quad (7)$$

$$V_w - U_b \leq V_{\text{reset}} - \Delta \quad (8)$$

$$(V + V_{\text{reset}} - V_w) - (U - U_b) \leq V_{\text{reset}} - \Delta \quad (9)$$

$$U_b < U \leq V < V_w \quad (10)$$

Expression (6) represents the potential relation between the selected bit line and the unselected word line. Expression (7) represents the potential relation between the unselected bit line and the selected word line. Expression (8) represents the potential relation between the selected bit line and the selected word line. Expression (9) represents the potential relation between the unselected bit line and the unselected word line. Expression (10) indicates the condition for reverse biasing all memory cells at the access preparation step.

Ensuring the disturb margin Δ in the reset operation requires setting the potential on each line at the access preparation step in such a manner that all memory cells are not forward-biased, similar to that at the time of set operation.

In a word, the potential on each line is set so as to satisfy $V_w - U_b > V - U$ from Expression (10).

If it is not possible to prepare many potentials for convenience of designing the bit line driver 2' and the word line driver 3', for example, it is sufficient to use $V = U$, and thus $U_b + 2\Delta \leq V_w$, as in the specific example shown in Fig. 7.

Thus, the present embodiment is possible to realize lowered power consumption without any increase in chip area similar to the case of the comparison example. It is also possible to provide a semiconductor memory device capable of realizing highly reliable write operations.

[Second Embodiment]

The first embodiment describes the case of write operation to one memory cell MC. In contrast, a second embodiment describes the case of simultaneous write operation to plural memory cells MC.

Fig. 10 is a diagram showing an example of line selection at the time of write operation through a floating access method according to the present embodiment.

When an excessive cell current flows in a memory cell MC, it varies the characteristic of the memory cell MC. Therefore, on write operation, a sense amp SA is required to monitor the cell current flowing in the memory cell MC.

With this regard, on simultaneous write operation to plural memory cells MC, one bit line BL00 may be determined as a selected bit line, for example. In this case, if plural memory cells MC000, MC001, ... connected thereto are determined as selected memory cells, cell currents flowing in these selected memory cells MC000, MC001, ... flow in the selected bit line BL00 in a superimposed manner. Accordingly, the sense amp SA cannot monitor the cell currents in the selected memory cells MC000, MC001, ... individually.

Therefore, in the present embodiment, on simultaneous write operation to plural memory cells MC, one word line WL01 is determined as a selected word line, for example, as shown in Fig. 10, and plural memory cells MC000, MC011, MC021, MC031, ... connected thereto are determined as selected memory cells.

Such the selection makes it possible to monitor cell currents in the memory cells MC at the corresponding sense

amps SA and simultaneously write data in plural memory cells MC.

In addition, the present embodiment is possible to simultaneously write data in memory cells MC if they are commonly connected to one word line WL as described above. Therefore, in the case of the memory cell array 1 as shown in Fig. 2, when the word line WL01 is determined as a selected word line, for example, it is possible to simultaneously write data in memory cells MC in two memory cell mats MM0 and MM1 that share the word line WL01. Therefore, it is possible to process simultaneous write operation to plural memory cells faster.

To the contrary, for example, as shown in Fig. 11, when the word line WL01 is determined as a selected word line, and the memory cells MC connected thereto are alternately determined as selected memory cells, it is possible to reduce the number of memory cells MC subject to simultaneous data write. In this case, the memory cells MC001, MC021, ... become selected memory cells, and the bit lines BL00, BL02, ... become selected bit lines.

Thus, the line selection method is effective if, for example, two adjacent bit lines BL, such as BL00 and BL01, share one sense amp SA. In addition, it can be used when desired to limit the number of memory cells subject to simultaneous data write with respect to the drive capability of the word line driver 3'.

As for the bias state of the memory cell array 1 and the potential variation on each line at the time of set operation

and reset operation, they are similar to those in the first embodiment and accordingly omitted from the description.

[Others]

While certain embodiments have been described, these
5 embodiments have been presented by way of example only, and
are not intended to limit the scope of the inventions. Indeed,
the novel methods and systems described herein may be embodied
in a variety of other forms: furthermore, various omissions,
substitutions and changes in the form of the methods and systems
10 described herein may be made without departing from the spirit
of the inventions. The accompanying claims and their
equivalents are intended to cover such forms or modifications
as would fall within the scope and spirit of the inventions.

CLAIMS

[Claim 1] A semiconductor memory device, comprising:

5 a memory cell array including plural first lines, plural second lines intersecting said first lines, and plural memory cells provided at the intersections of said plural first lines and said plural second lines and operative to store data in accordance with different resistance states; and

10 a write circuit operative to execute a write operation to a data-write-targeted, selected memory cell of said plural memory cells,

said memory cell having a set operation for changing said resistance state from the first resistance state to the second resistance state on application of a set voltage of the first polarity, and a reset operation for changing said resistance state from the second resistance state to the first resistance state on application of a reset voltage of the second polarity opposite in polarity to the first polarity, and having the voltage-current characteristic at said first polarity and the voltage-current characteristic at said second polarity being asymmetrical, and

15 20

said write circuit, on execution of said write operation, executing a first step of applying a voltage across said first and second lines connected to said selected memory cell, and a different voltage across said first and second lines connected to a data-write-untargeted, unselected memory cell of said plural memory cells and,

25

after execution of said first step, executing a second

step of applying a voltage, required for data write, across
said first and second lines connected to said selected memory
cell, and bringing at least one of said first and second lines
connected to said unselected memory cell into the floating
5 state.

[Claim 2] The semiconductor memory device according to claim
1, wherein

the potentials on said first and second lines connected
10 to said selected memory cell are denoted with U_1 and V_1 ,
respectively, and the potentials on said first and second lines
connected to said unselected memory cell are denoted with U
and V , respectively, and

said write circuit, on said write operation for
15 subjecting said memory cell to set operation, executes said
first step on condition that $V - U > V_1 - U_1$.

[Claim 3] The semiconductor memory device according to claim
2, wherein

20 said write circuit, on said write operation for
subjecting said memory cell to set operation, executes said
first step on condition that $U_1 = V_1$ and $U < V$.

[Claim 4] The semiconductor memory device according to claim
25 1, wherein

the potentials on said first and second lines connected
to said selected memory cell are denoted with U_1 and V_1 ,
respectively, and the potentials on said first and second lines

connected to said unselected memory cell are denoted with U and V, respectively, and

said write circuit, on said write operation for subjecting said memory cell to reset operation, executes said
5 first step on condition that $V_1 - U_1 > V - U$.

[Claim 5] The semiconductor memory device according to claim 4, wherein

said write circuit, on said write operation for
10 subjecting said memory cell to reset operation, executes said first step on condition that $V = U$ and $U_1 < V_1$.

[Claim 6] The semiconductor memory device according to claim 1, wherein

15 said write circuit determines plural memory cells connected to one second line of said plural second lines as selected memory cells, and executes simultaneous write operation to said plural selected memory cells.

20 [Claim 7] The semiconductor memory device according to claim 6, wherein

said write circuit determines memory cells adjacent to said plural selected memory cells as unselected memory cells, and executes simultaneous write operation to said plural
25 selected memory cells.

[Claim 8] A semiconductor memory device, comprising:

a memory cell array including plural first lines, plural

second lines intersecting said first lines, and plural memory cells provided at the intersections of said plural first lines and said plural second lines and operative to store data in accordance with different resistance states; and

5 a write circuit operative to execute a write operation to a data-write-targeted, selected memory cell of said plural memory cells,

 said memory cell having a set operation for changing said resistance state from the first resistance state to the
10 second resistance state on application of a set voltage of the first polarity, and a reset operation for changing said resistance state from the second resistance state to the first resistance state on application of a reset voltage of the second polarity opposite in polarity to the first polarity, and

15 said write circuit, on execution of said write operation, executing a first step of applying a voltage across said first and second lines connected to said selected memory cell, and a different voltage across said first and second lines connected to a data-write-untargeted, unselected memory cell
20 of said plural memory cells and,

 after execution of said first step, executing a second step of applying a voltage, required for data write, across said first and second lines connected to said selected memory cell, and bringing at least one of said first and second lines
25 connected to said unselected memory cell into the floating state.

[Claim 9] The semiconductor memory device according to claim

8, wherein

the potentials on said first and second lines connected to said selected memory cell are denoted with $U1$ and $V1$, respectively, and the potentials on said first and second lines connected to said unselected memory cell are denoted with U and V , respectively, and

said write circuit, on said write operation for subjecting said memory cell to set operation, executes said first step on condition that $V - U > V1 - U1$.

10

[Claim 10] The semiconductor memory device according to claim 9, wherein

said write circuit, on said write operation for subjecting said memory cell to set operation, executes said first step on condition that $U1 = V1$ and $U < V$.

[Claim 11] The semiconductor memory device according to claim 8, wherein

the potentials on said first and second lines connected to said selected memory cell are denoted with $U1$ and $V1$, respectively, and the potentials on said first and second lines connected to said unselected memory cell are denoted with U and V , respectively, and

said write circuit, on said write operation for subjecting said memory cell to reset operation, executes said first step on condition that $V1 - U1 > V - U$.

[Claim 12] The semiconductor memory device according to claim

11, wherein

said write circuit, on said write operation, for
subjecting said memory cell to reset operation, executes said
first step on condition that $V = U$ and $U1 < V1$.

5

[Claim 13] The semiconductor memory device according to claim
8, wherein

said write circuit determines plural memory cells
connected to one second line of said plural second lines as
10 selected memory cells, and executes simultaneous write
operation to said plural selected memory cells.

[Claim 14] The semiconductor memory device according to claim
13, wherein

15 said write circuit determines memory cells adjacent to
said plural selected memory cells as unselected memory cells,
and executes simultaneous write operation to said plural
selected memory cells.

20 [Claim 15] A semiconductor memory device, comprising:

a memory cell array including plural memory cell mats
stacked, each memory cell mat containing plural first lines,
plural second lines intersecting said first lines, and plural
memory cells provided at the intersections of said plural first
25 lines and said plural second lines and operative to store data
in accordance with different resistance states; and

a write circuit operative to execute a write operation
to a data-write-targeted, selected memory cell of said plural

memory cells,

a certain memory cell mat sharing said first line or second line with another memory cell mat located adjacent to said certain memory cell mat in the direction of stacking,

5 said memory cell having a set operation for changing said resistance state from the first resistance state to the second resistance state on application of a set voltage of the first polarity, and a reset operation for changing said resistance state from the second resistance state to the first
10 resistance state on application of a reset voltage of the second polarity opposite in polarity to the first polarity, and having the voltage-current characteristic at said first polarity and the voltage-current characteristic at said second polarity being asymmetrical, and

15 said write circuit, on execution of said write operation, executing a first step of applying a certain voltage across said first and second lines connected to said selected memory cell, and applying a higher voltage than said certain voltage across said first and second lines connected to a
20 data-write-untargeted, unselected memory cell of said plural memory cells and,

after execution of said first step, executing a second step of applying a voltage, required for data write, across said first and second lines connected to said selected memory
25 cell, and bringing at least one of said first and second lines connected to said unselected memory cell into the floating state.

[Claim 16] The semiconductor memory device according to claim 15, wherein

the potentials on said first and second lines connected to said selected memory cell are denoted with U_1 and V_1 , respectively, and the potentials on said first and second lines connected to said unselected memory cell are denoted with U and V , respectively, and

said write circuit, on said write operation for subjecting said memory cell to set operation, executes said first step on condition that $V - U > V_1 - U_1$.

[Claim 17] The semiconductor memory device according to claim 16, wherein

said write circuit, on said write operation for subjecting said memory cell to set operation, executes said first step on condition that $U_1 = V_1$ and $U < V$.

[Claim 18] The semiconductor memory device according to claim 15, wherein

the potentials on said first and second lines connected to said selected memory cell are denoted with U_1 and V_1 , respectively, and the potentials on said first and second lines connected to said unselected memory cell are denoted with U and V , respectively, and

said write circuit, on said write operation for subjecting said memory cell to reset operation, executes said first step on condition that $V_1 - U_1 > V - U$.

[Claim 19] The semiconductor memory device according to claim 19, wherein

said write circuit, on said write operation for subjecting said memory cell to reset operation, executes said
5 first step on condition that $V = U$ and $U1 < V1$.

[Claim 20] The semiconductor memory device according to claim 15, wherein

a certain memory cell mat sharing a certain second line
10 with another memory cell mat located adjacent to said certain memory cell mat in the direction of stacking, and

said write circuit determines plural memory cells connected to said certain second line as selected memory cells, and executes simultaneous write operation to said plural
15 selected memory cells.

FIG. 1




FIG. 2





FIG. 3



3/7

FIG. 4




FIG. 5




FIG. 6





FIG. 7



5/7

FIG. 8





FIG. 9



6/7

FIG. 10





FIG. 11



7/7

FIG. 12





FIG. 13



INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2012/056788

A. CLASSIFICATION OF SUBJECT MATTER

Int.Cl. G11C13/00 (2006.01) i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int.Cl. G11C13/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Published examined utility model applications of Japan 1922-1996
 Published unexamined utility model applications of Japan 1971-2012
 Registered utility model specifications of Japan 1996-2012
 Published registered utility model applications of Japan 1994-2012

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2010/0054019 A1 (KABUSHIKI KAISYA TOSHIBA) 2010.03.04, paragraphs [0220]-[0223]; figure 32 & JP 2010-55719 A	1-20
A	US 2004/0257864 A1 (SHARP KABUSHIKI KAISHA) 2004.12.23, paragraphs [0059]-[0062]; figures 13,14(a),14(b) & JP 2005-32401 A & EP 1489620 A2 & KR 10-2004-0111205 A & CN 1574077 A	1-20
A	US 2007/0041235 A1 (SHARP KABUSHIKI KAISHA) 2007.02.22, paragraphs [0098]-[0102]; figures 8,9 & JP 2007-52841 A	1-20

☐ Further documents are listed in the continuation of Box C.
 ☐ See patent family annex.

* Special categories of cited documents:

“A” document defining the general state of the art which is not considered to be of particular relevance

“E” earlier application or patent but published on or after the international filing date

“L” document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

“O” document referring to an oral disclosure, use, exhibition or other means

“P” document published prior to the international filing date but later than the priority date claimed

“T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

“X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

“Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

“&” document member of the same patent family

Date of the actual completion of the international search

05.06.2012

Date of mailing of the international search report

19.06.2012

Name and mailing address of the ISA/JP

Japan Patent Office

3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan

Authorized officer

TAKUYA HORI

Telephone No. +81-3-3581-1101 Ext. 3565

5U

4 4 4 5