

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
6 March 2003 (06.03.2003)

PCT

(10) International Publication Number
WO 03/019768 A1

- (51) International Patent Classification⁷: **H03B 5/24**, (72) Inventor: **WEST, Jeffrey, A.**; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
H03K 3/0231
- (21) International Application Number: PCT/IB02/03249 (74) Agent: **DUIJVESTIJN, Adrianus, J.**; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (22) International Filing Date: 2 August 2002 (02.08.2002)
- (25) Filing Language: English (81) Designated States (*national*): CN, JP.
- (26) Publication Language: English (84) Designated States (*regional*): European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR).
- (30) Priority Data: 09/939,326 24 August 2001 (24.08.2001) US Published: — with international search report
- (71) Applicant: **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL). For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: HIGH SPEED VOLTAGE CONTROLLED OSCILLATOR



(57) Abstract: The invention provides an improved high speed voltage controlled oscillator (VCO) buffer cell, with consistent output performance. According to one embodiment of the invention, the cell comprises a differential pair of transistors and a current mirror circuit. The differential pair has input terminals for receiving input signals and output terminals for providing differential voltage swing in response to the input signals. The current mirror circuit is operably coupled to the pair of transistors and is configured to receive a first external reference current and provide a mirrored current to an active one of the transistors. The differential voltage swing has a frequency which is determined based on the reference current. In a specific embodiment of the invention, the pair of transistors of the cell is bipolar transistors, and the current mirror circuit is composed of CMOS transistors.



WO 03/019768 A1

High speed voltage controlled oscillator

The invention generally relates to electronic circuits, and more particularly to voltage controlled oscillators (VCOs).

VCOs are well known devices and have been used in many applications, e.g., in generating frequency signals for networking and communication systems. Most VCOs are single ended or differential CMOS, e.g, single ended CMOS VCOs, differential CMOS VCOs and bipolar VCOs. As networking and communication systems are playing increasingly more important roles in the present information age, demands for high speed VCOs are significantly increased to keep up with the speed of these systems. High speed VCOs typically are implemented exclusively with bipolar transistors. These VCOs, however, suffer from serious drawbacks. In particular, the outputs of these VCOs do not provide consistent performance. These VCOs change their output frequency swings depending on the speed of the input signals. Such variations at the output frequency swings seriously affect the overall performance of circuits in which these VCOs are used.

Therefore, there is a need for an improved high speed VCO that delivers consistent output performance.

The invention provides an improved high speed VCO. According to one embodiment of the invention, a VCO buffer cell is provided. The cell comprises a differential pair of transistors having input terminals for receiving input signals and output terminals for providing differential voltage swing in response to the input signals; and a current mirror circuit, operably coupled to the pair of transistors, that is configured to receive a first external reference current and provide a mirrored current to an active one of the transistors. The differential voltage swing has a frequency which is determined based on the reference current.

According to one aspect of a specific embodiment of the invention, the current mirror circuit of the cell includes a first current mirror that is configured to receive the first external reference current and provide the mirrored current; and a second current mirror, operably coupled to the first current mirror, that is configured to receive the mirrored current, provide it to the active one of the transistors and provide a reference voltage such that the output of the active transistor is equal to a mirrored value of the reference voltage. The

current mirror circuit allows self-regulation of the output frequency swings of the VCO buffer cell, without regard to the changes in the speed of the input signals received by the cell. This ensures consistent performance at the cell output.

According to another aspect of the specific embodiment of the invention, the pair of transistors of the cell is bipolar transistors, and the current mirror circuit is composed of MOS transistors.

According to a further aspect of the specific embodiment of the invention, the cell further comprises two emitter followers each operably coupled to the output of a respective one of the transistors for providing voltage level shifting to the differential voltage swing.

According to a still further aspect of the specific embodiment of the invention, the cell further comprises two capacitive circuits each coupled between the output of a respective one of the transistors and a predetermined voltage level for allowing adjustment of the frequency of the differential voltage swing and for providing voltage clamping to the outputs of the transistors.

The invention also provides a multi-stage ring oscillator having a plurality of the VCO buffer cells.

Other objects and attainments together with a fuller understanding of the invention will become apparent and appreciated by referring to the following description and claims taken in conjunction with the accompanying drawings.

The invention is explained in further detail, and by way of example, with reference to the accompanying drawings wherein:

Fig. 1 is a schematic diagram of a VCO buffer cell according to one embodiment of the present invention; and

Fig. 2 shows a five-stage ring oscillator using the VCO buffer cell of Fig. 1. Throughout the drawings, the same reference numerals indicate similar or corresponding features or functions.

Fig. 1 is a schematic diagram of a VCO buffer cell 10 according to an embodiment of the invention. As illustrated in Fig. 1, VCO buffer cell 10 includes an input differential pair of transistors Q0 and Q1 and a current mirror circuit composed of a first

current mirror 14 and a second current mirror 18. First current mirror 14 is composed of transistors M2, M3 and M5; and second current mirror 18 is composed of transistors M0, M1 and M4. Cell 10 also includes two emitter followers each composed of one of bipolar transistors Q3 and Q4, which are respectively connected to the outputs V1 and V2 of differential pairs Q0 and Q1. Cell 10 additionally includes pull-down transistors Q5 and Q6, and transistors Q2 and Q7, which are configured to function as capacitors for adjusting the output frequency of cell 10. A reference current is supplied via $V_{colbias}$. This current is mirrored by current mirror 14 and flows through transistors M2 and M3. This current may be adjusted to control the output frequency or the speed of VCO buffer cell, so that large current will cause the speed to increase, while small current will cause the speed to decrease. The current flowing through transistor M3 is mirrored again by current mirror 18 and flows through either transistor Q0 or Q1, depending on which of the two transistors is switched on. The current mirror circuit allows self-regulation of the output frequency swings of the VCO buffer cell, without regard to the changes in the speed of the input signals received by the cell. This ensures consistent performance at the cell output.

In Fig. 1, if V_{in} is active and V_{inNot} is inactive, then transistor Q0 is switched on while transistor Q1 remains off, and current flows through transistors M1 and Q0. The current in transistor M1 causes the output voltage V_{o1} of transistor Q0 to be in a low state and equal to a value which is the mirror of a reference voltage V_{ref} at the drain terminal of transistor M4. V_{ref} is equal to $V_{dd} - V_{th}$, V_{th} being the threshold voltage of transistor M4. On the other hand, since no current flows through transistors M0 or Q1, the output voltage V_{o2} of transistor Q1 is in a high state and equal to V_{dd} . The emitter voltage V_{outNot} of transistor Q3, which is configured as an emitter follower, essentially follows its base voltage V_{o1} with an offset. Thus, V_{outNot} is also in a low state as V_{o1} and equal to $V_{dd} - V_{th} - V_{be1}$, where V_{be1} is the voltage across the base and emitter of transistor Q3. Similarly, the emitter voltage V_{out} of transistor Q4 essentially follows its base voltage V_{o2} with an offset. Thus, V_{out} is also in a high state as V_{o2} and equal to $V_{dd} - V_{be2}$, where V_{be2} is the voltage across the base and emitter of transistor Q4. In this specific embodiment of the invention, V_{be1} is equal to V_{be2} . The emitter followers Q3 and Q4 are used for level shifting for the next stage of the VCO buffer cell.

In Fig. 1, if V_{in} is inactive while V_{inNot} is active, the reverse is true. In other words, $V_{o1} = V_{dd}$, $V_{o2} = V_{dd} - V_{th}$, $V_{outNot} = V_{dd} - V_{be1}$ and $V_{out} = V_{dd} - V_{th} - V_{be2}$.

In the above specific embodiment of the invention, if V_{in} is greater than V_{inNot} by more than 26mV, then vast current flows through transistor Q0. Likewise, if

V_{inNot} is greater than V_{in} by more than 26mV, then vast current flows through transistor Q1. If $V_{in} = V_{inNot}$, then about 50% of the current flows through each of transistors Q0 and Q1.

In this embodiment of the invention, if neither one of transistors Q0 and Q1 is
5 switched on, then there is no current flowing through either of the two transistors. In such a case, $V_{o1} = V_{o2} = V_{dd}$, i.e., both are in high state. The outputs of VCO buffer cell 10 are also in high state, i.e., $V_{outNot} = V_{dd} - V_{be1}$ and $V_{out} = V_{dd} - V_{be2}$.

In Fig. 1, bipolar transistors Q2 and Q7 are configured as diodes and function
as capacitors. They are placed at the outputs of differential pair of transistors Q0 and Q1 as
10 capacitive load. They also allow adjustment of the output frequencies of VCO buffer cell 10, with large capacitance slowing the oscillator. Transistors Q2 and Q7 further provide clamping functions to the output voltages V_{o1} and V_{o2} at their low state, so that the voltage across the base and collector of transistors Q2 and Q7 are equal to the threshold voltage V_{th} of transistor M4 plus the voltage across the base and emitter of transistors Q3 and Q4,
15 respectively. Large capacitance values will slow oscillators.

Transistors Q5 and Q6 are pull-down transistors that discharge current from transistors Q3 and Q4, respectively. Another reference current is supplied to cell 10 via V_{coVbb} for operating transistors Q5 and Q6. Alternatively, resistors may be used in place of transistors Q5 and Q6 and the reference current supplied at V_{coVbb} .

20 Fig. 2 shows a five-stage ring oscillator 50 according to one embodiment of the invention. Oscillator 50 includes five VCO buffer cells 10, a current mirror 54 and a transistor circuit 58. A first reference current is supplied to an input terminal $V_{colbias}$ of current mirror 54, which provides a mirrored current to five cells 10 via their respective $V_{colbias}$ terminals. This current controls the output frequency of oscillator 50. A second
25 reference current is supplied to transistor circuit 58 via an input terminal I_{vbb} . Transistor circuit 58 provides current mirroring functions and causes an output current to be provided to the five cells 10 via their respective input terminals V_{coVbb} .

While the invention has been described in conjunction with specific
embodiments, it is evident that many alternatives, modifications and variations will be
30 apparent to those skilled in the art in light of the foregoing description. Accordingly, it is intended to embrace all such alternatives, modifications and variations as falling within the spirit and scope of the appended claims.

CLAIMS:

1. A voltage controlled oscillator buffer cell (10), comprising:
 - a differential pair of transistors (Q0, Q1) having input terminals for receiving input signals and output terminals for providing differential voltage swing in response to the input signals; and
 - 5 - a current mirror circuit (14, 18), operably coupled to the pair of transistors, that is configured to receive a first external reference current and provide a mirrored current to an active one of the transistors;
 - wherein the differential voltage swing has a frequency which is determined based on the reference current.
- 10 2. The cell of claim 1, wherein the current mirror circuit includes:
 - a first current mirror (14) that is configured to receive the first external reference current and provide the mirrored current; and
 - a second current mirror (18), operably coupled to the first current mirror, that
 - 15 is configured to receive the mirrored current, provide it to the active one of the transistors and provide a reference voltage such that the output of the active transistor is equal to a mirrored value of the reference voltage.
3. The cell of claim 1, wherein the pair of transistors is bipolar transistors.
- 20 4. The cell of claim 3, wherein the current mirror circuit is composed of MOS transistors.
5. The cell of claim 1, further comprising two emitter followers (Q3, Q4) each
- 25 operably coupled to the output of a respective one of the transistors for providing voltage level shifting to the differential voltage swing.
6. The cell of claim 1, further comprising two capacitive circuits (Q2, Q7) each coupled between the output of a respective one of the transistors and a predetermined voltage

level for allowing adjustment of the frequency of the differential voltage swing and for providing voltage clamping to the outputs of the transistors.

7. The cell of claim 1, wherein the current mirror sets differential voltage swing
5 level to approximately 0.6V.

8. A voltage controlled oscillator buffer cell, comprising:
- a differential pair of bipolar transistors having input terminals for receiving
input signals and output terminals for providing differential voltage swing in response to the
10 input signals; and
- a current mirror circuit, composed of MOS transistors and operably coupled
to the pair of transistors, that is configured to receive a first external reference current and
provide a mirrored current to an active one of the transistors;
wherein the differential voltage swing has a frequency which is determined
15 based on the reference current.

9. The cell of claim 8, wherein the current mirror circuit includes:
- a first current mirror that is configured to receive the first external reference
current and provide the mirrored current; and
20 - a second current mirror, operably coupled to the first current mirror, that is
configured to receive the mirrored current, provide it to the active one of the differential pair
of transistors and provide a reference voltage such that the output of the active transistor is
equal to a mirrored value of the reference voltage.

25 10. The cell of claim 8, further comprising two emitter followers each operably
coupled to the output of a respective one of the transistors for providing voltage level shifting
to the differential voltage swing.

11. The cell of claim 10, further comprising two capacitive circuits each coupled
30 between the output of a respective one of the transistors and a predetermined voltage level for
allowing adjustment of the frequency of the differential voltage swing and for providing
voltage clamping to the outputs of the transistors.

12. A voltage controlled oscillator buffer cell, comprising:

- differential means for providing a differential voltage swing in response to input signals, the differential means including a differential pair of transistors having input terminals for receiving the input signals and output terminals for providing the differential voltage swing; and

- 5 - current mirror means for receiving a first external reference current and providing a mirrored current to an active one of the transistors of the differential means; wherein the differential voltage swing has a frequency which is determined based on the reference current.

10 13. The cell of claim 12, wherein the current mirror means includes:

- means for receiving the first external reference current and providing the mirrored current; and

- means for receiving the mirrored current, providing it to the active one of the transistors and providing a reference voltage such that the output of the active transistor is
15 equal to a mirrored value of the reference voltage.

14. The cell of claim 12, further comprising means for providing voltage level shifting to the differential voltage swing.

20 15. The cell of claim 12, further comprising means for allowing adjustment of the frequency of the differential voltage swing and for providing voltage clamping to the outputs of the transistors.

16. A multi-stage ring oscillator, comprising:

- 25 - a plurality of voltage controlled oscillator buffer cells, each cell including:
- a differential pair of transistors having input terminals for receiving input signals and output terminals for providing differential voltage swing in response to the input signals; and

30 - a current mirror circuit, operably coupled to the pair of transistors, that is configured to receive a first external reference current and provide a mirrored current to an active one of the transistors;

wherein the differential voltage swing has a frequency which is determined based on the reference current.

17. The oscillator of claim 16, wherein the current mirror circuit includes:

- a first current mirror that is configured to receive the first external reference current and provide the mirrored current; and


5 - a second current mirror, operably coupled to the first current mirror, that is configured to receive the mirrored current, provide it to the active one of the transistors and provide a reference voltage such that the output of the active transistor is equal to a mirrored value of the reference voltage.

18. The oscillator of claim 16, wherein the pair of transistors is bipolar transistors
10 and the current mirror circuit is composed of MOS transistors.

19. The oscillator of claim 16, further comprising two emitter followers each operably coupled to the output of a respective one of the transistors for providing voltage level shifting to the differential voltage swing.

15

20. The oscillator of claim 16, further comprising two capacitive circuits each coupled between the output of a respective one of the transistors and a predetermined voltage level for allowing adjustment of the frequency of the differential voltage swing and for providing voltage clamping to the outputs of the transistors.






FIG. 2

INTERNATIONAL SEARCH REPORT

International Application No
PCT/IB 02/03249

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03B5/24 H03K3/0231

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H03B H03K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EP0-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 011 443 A (XU PING ET AL) 4 January 2000 (2000-01-04) the whole document	1,2,4, 12,13, 16,17
X	US 5 495 207 A (NOVOF ILYA I) 27 February 1996 (1996-02-27) column 12, line 35 -column 13, line 41; figure 17	1,2,4, 12,13, 16,17
A	EP 0 936 736 A (HEWLETT PACKARD CO) 18 August 1999 (1999-08-18) abstract; figures 1A,1B	1-20

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

° Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *Z* document member of the same patent family

Date of the actual completion of the international search

7 October 2002

Date of mailing of the international search report

14/10/2002

Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Beasley-Suffolk, D

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/IB 02/03249

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 6011443	A	04-01-2000	JP	2000077985 A	14-03-2000
US 5495207	A	27-02-1996	JP	3145615 B2	12-03-2001
			JP	8084073 A	26-03-1996
EP 0936736	A	18-08-1999	US	6157266 A	05-12-2000
			DE	69802776 D1	17-01-2002
			DE	69802776 T2	23-05-2002
			EP	0936736 A1	18-08-1999
			JP	11355105 A	24-12-1999