

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(10) International Publication Number

WO 2015/060978 A1

(43) International Publication Date

30 April 2015 (30.04.2015)

(51) International Patent Classification:

H01L 25/065 (2006.01) H01L 21/98 (2006.01)

(21) International Application Number:

PCT/US2014/057237

(22) International Filing Date:

24 September 2014 (24.09.2014)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

14/059,302 21 October 2013 (21.10.2013) US

(71) Applicant: ORACLE INTERNATIONAL CORPORATION [US/US]; 500 Oracle Parkway, Mail Stop 5op7, Redwood City, California 94065 (US).

(72) Inventors: DAYRINGER, Michael, H., S.; 4268 Bolina Drive, Union City, California 94587 (US). HOPKINS, R., David; 815 Sea Spray Lane, Unit 314, Foster City, California 94404 (US). CHOW, Alex; 2456 W. Bayshore Road. Apt. 2, Palo Alto, California 94303 (US).

(74) Agent: SAHASRABUDDHE, Laxman; 2820 Fifth Street, Davis, California 95618 (US).


(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: TECHNIQUE FOR CONTROLLING POSITIONS OF STACKED DIES



(57) Abstract: An assembly component (100) and a technique for assembling a chip package using the assembly component are described. This chip package includes a set of semiconductor dies (310-1 - 310-N) that are arranged in a stack in a vertical direction, which are offset from each other in a horizontal direction to define a stepped terrace (112-1) at one side of the vertical stack. Moreover, the chip package may be assembled using the assembly component (100). In particular, the assembly component may include a pair of stepped terraces (112-1,112-2) that approximately mirror the stepped terrace of the chip package and which provide vertical position references for an assembly tool that positions the set of semiconductor dies in the vertical stack during assembly of the chip package.

FIG. 1

TECHNIQUE FOR CONTROLLING POSITIONS OF STACKED DIES

5

Inventors: Michael H.S. Dayringer, R. David Hopkins, and Alex Chow

BACKGROUND

10

Field

[001] The present disclosure generally relates to the process of manufacturing a semiconductor chip package. More specifically, the present disclosure relates to an assembly component and an associated technique for assembling the chip package, which includes a group of chips offset 15 from each other in a vertical stack to define a stepped terrace.

Related Art

[002] Chip packages that include stacked semiconductor chips or dies can provide significantly higher performance in comparison to conventional individually packaged chips that are 20 connected to a printed circuit board. These chip packages also provide certain advantages, such as the ability: to use different processes on different chips in the stack, to combine higher density logic and memory, and to transfer data using less power. For example, a stack of chips that implements a dynamic random access memory (*DRAM*) can use a high-metal-layer-count, high-performance logic process in a base chip to implement input/output (*I/O*) and controller 25 functions, and a set of lower metal-layer-count, *DRAM*-specialized processed chips can be used for the rest of the stack. In this way the combined set of chips may have better performance and lower cost than: a single chip that includes *I/O* and controller functions manufactured using the *DRAM* process; a single chip that includes memory circuits manufactured using a logic process; and/or attempting to use a single process to make both logic and memory physical structures. 30 [003] However, it can be difficult to assemble chip packages that include stacked semiconductor chips. In particular, existing assembly techniques may be time-consuming and may have low yields (which may increase the cost of the chip package). For example, in many existing assembly techniques the total vertical position error over the stack of semiconductor chips is the sum of the vertical position errors associated with each of the semiconductor chips.

Consequently, the total vertical position error for stacks that include multiple semiconductor chips can become prohibitively large. This may result in tight manufacturing tolerances to reduce the individual vertical position errors (which can increase the cost of the semiconductor dies) and/or may constrain the number of semiconductor chips that can be assembled in a stack

5 (which may limit performance).

[004] Hence, what is needed is a technique for assembling a stack of chips without the problems described above.

SUMMARY

10 **[005]** One embodiment of the present disclosure provides an assembly component that includes a pair of stepped terraces having a vertical stack of steps in which a given step is offset from an adjacent step in a plane of the steps to define the pair of stepped terraces. The steps in the pair of stepped terraces provide vertical reference positions that constrain vertical positions of an assembly tool during assembly of a ramp-stack chip package in which a set of semiconductor

15 dies is arranged in a vertical stack. Moreover, a given semiconductor die in the ramp-stack chip package is offset from an adjacent semiconductor die in a plane of the set of semiconductor dies to define a stepped terrace. During the assembly of the ramp-stack chip package, while the pair of stepped terraces constrains a vertical position of the assembly tool, the assembly tool is mechanically coupled to a top surface of the given semiconductor die and a bottom surface of the

20 given semiconductor die is mechanically coupled to the ramp-stack chip package.

[006] Note that the set of semiconductor dies may include N semiconductor dies (such as more than 40 semiconductor dies) and position errors of the set of semiconductor dies in the ramp-stack chip package in a vertical direction along the vertical stack may be independent of vertical position in the ramp-stack chip package. For example, the position errors may each be less than

25 $\pm 20 \mu\text{m}$. Additionally, the assembly component may facilitate assembly of the ramp-stack chip package with an accumulated position error over the set of semiconductor dies in the vertical direction along the vertical stack that is less than a sum of position errors associated with the set of semiconductor dies and adhesive layers between the semiconductor dies. The accumulated position error may be associated with: thickness variation of the semiconductor dies and/or

30 thickness variation of the adhesive layers.

[007] Furthermore, the given semiconductor die may include solder pads and bumps on the top surface, and the assembly tool may pick up the given semiconductor die in a region of the top surface other than where the solder pads and the bumps are located.

[008] In some embodiments, the stepped terrace is a mirror image of the pair of stepped terraces.

[009] Note that the given semiconductor die may have a nominal thickness, and a vertical displacement of the given step in the stepped terrace may be larger than the nominal thickness.

5 **[010]** Moreover, the assembly component may facilitate rigid mechanical coupling of a ramp component to the ramp-stack chip package. This ramp component may be positioned on one side of the vertical stack and may be approximately parallel to a direction along the stepped terrace, which is between a horizontal direction in the plane of the set of semiconductor dies and the vertical direction along the vertical stack.

10 **[011]** Another embodiment provides a method for assembling the ramp-stack chip package. During this method, an adhesive is applied to a top surface of a semiconductor die in the ramp-stack chip package in which the set of semiconductor dies is arranged in the vertical stack, where the given semiconductor die in the vertical stack is offset from the adjacent semiconductor die in a plane of the set of semiconductor dies to define the stepped terrace. Then, using the assembly 15 tool, a second semiconductor die is picked up on a top surface of the second semiconductor die. Next, a bottom surface of the second semiconductor die is placed on the adhesive on the top surface of the semiconductor die while the vertical position of the assembly tool is constrained by a given step in the assembly component having the pair of stepped terraces that are arranged on either side of the ramp-stack chip package, where steps in the pair of stepped terraces provide 20 vertical reference positions.

25 **[012]** Note that the applying, picking and placing operations are repeated for additional semiconductor dies in the set of semiconductor dies to assemble the ramp-stack chip package, and vertical positions of the assembly tool are constrained by the steps in the pair of stepped terraces when the ramp-stack chip package is assembled.

25

BRIEF DESCRIPTION OF THE FIGURES

[013] FIG. 1 is a block diagram illustrating a top view of an assembly component for assembling a chip package in accordance with an embodiment of the present disclosure.

30 **[014]** FIG. 2 is a block diagram illustrating a side view of the assembly component of FIG. 1 in accordance with an embodiment of the present disclosure.

[015] FIG. 3 is a block diagram illustrating a side view of assembly of the chip package using the assembly component of FIGs. 1 and 2 in accordance with an embodiment of the present disclosure.

[016] FIG. 4 is a drawing illustrating a front view of the assembly of the chip package using the assembly component of FIGs. 1 and 2 in accordance with an embodiment of the present disclosure.

5 **[017]** FIG. 5 is a block diagram illustrating a side view of the assembled chip package in accordance with an embodiment of the present disclosure.

[018] FIG. 6 is a block diagram illustrating a top view of the assembled chip package in accordance with an embodiment of the present disclosure.

10 **[019]** FIG. 7 is a flow diagram illustrating a method for assembling the chip package using the assembly component of FIGs. 1 and 2 in accordance with an embodiment of the present disclosure.

[020] Note that like reference numerals refer to corresponding parts throughout the drawings. Moreover, multiple instances of the same part are designated by a common prefix separated from an instance number by a dash.

15 **DETAILED DESCRIPTION**

[021] Embodiments of an assembly component and a method for assembling a chip package using the assembly component are described. This chip package includes a set of semiconductor dies that are arranged in a stack in a vertical direction, which are offset from each other in a horizontal direction to define a stepped terrace at one side of the vertical stack. Moreover, the 20 chip package includes a ramp component positioned on one side of the vertical stack, which is approximately parallel to a direction along the stepped terrace. This chip package may be assembled using the assembly component. In particular, the assembly component may include a pair of stepped terraces that approximately mirror the stepped terrace of the chip package and which provide vertical position references for an assembly tool that positions the set of 25 semiconductor dies in the vertical stack during assembly of the chip package.

[022] By facilitating assembly of the chip package, the assembly component and the assembly techniques may enable low-cost, high-throughput manufacturing of a high-performance chip package (such as a chip package with high-bandwidth interconnects). In particular, these 30 embodiments may facilitate reduced mechanical errors during assembly of the chip package, and a chip package that is more tolerant of mechanical variations in sizes and positions of components in the chip package. For example, using these embodiments the set of semiconductor dies may be assembled in the chip package with a total vertical position error over the stack that is less than the vertical position errors (which are sometimes referred to as 'vertical errors') associated with the semiconductor dies and the adhesive layers between the

semiconductor dies. This may be achieved by independently referencing the assembly tool that positions each semiconductor die in the chip package to the assembly component (instead of mechanically referencing a given semiconductor die in the stack to an immediately preceding semiconductor die during assembly). Thus, the assembly component and the associated

5 assembly technique may prevent the individual vertical position errors from being compounded.

[023] We now describe embodiments of the assembly component and the chip package. FIG. 1 presents a block diagram illustrating a top view of an assembly component 100 (which is sometimes referred to as a ‘manufacturing fixture’) that can be used to position and secure semiconductor dies (or chips) during assembly of a chip package (such as chip package 500 in FIGs. 5 and 6, which is sometimes referred to as a ‘ramp-stack chip package’). This assembly component includes a pair of stepped terraces 112, which may be fabricated using a grinding mill. These stepped terraces may be on either side of a ramp-stack chip package that is being assembled. Moreover, a given stepped terrace (such as stepped terrace 112-1) includes a sequence of steps 114 in a vertical direction 116 (FIG. 2). Note that each step after step 114-1 is offset in a horizontal direction 118 by an associated one of offset values 120 from an immediately preceding step in the sequence of steps 114. Furthermore, offset values 120 may each have approximately a constant value for the sequence of steps 114 or may vary over the sequence of steps 114 (*i.e.*, the offset values for different steps 114 in the pair of stepped terraces 112 may be different).

20 **[024]** Additionally, as shown in FIG. 2, which presents a block diagram illustrating a side view of assembly component 100, vertical displacements 122 associated with the sequence of steps 114 (other than those for step 114-1 or step 114-N) may each have approximately a constant value or may vary over the sequence of steps 114 (*i.e.*, the vertical displacements for different steps 114 in stepped terraces 112 may be different).

25 **[025]** As shown in FIG. 3, which presents a block diagram illustrating a side view of assembly of the chip package using this assembly component, the pair of stepped terraces may be configured to mate with an assembly tool 308 that positions a set of semiconductor dies 310 (*e.g.*, 50 semiconductor dies 310) such that the set of semiconductor dies 310 are arranged in a stack 312 in vertical direction 116. Note that vertical direction 116 is substantially perpendicular to semiconductor die 310-1 in stack 312 (and, thus, with horizontal direction 118). Additionally, each semiconductor die, after semiconductor die 310-1, may be offset in horizontal direction 118 by an associated one of offset values 314 from an immediately preceding semiconductor die in stack 312, thereby defining the stepped terrace at one side of stack 312. These offset values may have approximately a constant value for the set of semiconductor dies 310 or may vary over the

set of semiconductor dies 310 (*i.e.*, the offset values for different steps in stepped terrace 112-1 may be different).

[026] During assembly of the chip package, while the pair of stepped terraces constrains a vertical position of assembly tool 308 that is mated with a given pair of steps 114 (FIGs. 1 and 2), assembly tool 308 is mechanically coupled to a top surface of the given semiconductor die (for example, the given semiconductor die may be held in place using a vacuum) and a bottom surface of the given semiconductor die is mechanically coupled to the chip package (for example, using an adhesive, such as a glue). Unlike existing assembly techniques in which the bottom surface of the given semiconductor die is used as a reference, by using the top surface as a reference this assembly technique may be less sensitive to variations in the thicknesses of semiconductor dies 310 (such as variations in thickness 320 associated with uneven thinning) that can result in position errors in stack 312. In particular, a given pair of steps in the pair of stepped terraces and the top surface ensure that the bottom surface of the given semiconductor die is in the correct position.

[027] Note that the given semiconductor die may include solder pads and bumps on the top surface. Consequently, it may not be possible to assemble the chip package by placing semiconductor dies 310 face down on stack 312 (even though this arrangement would also be less sensitive to thickness variations of semiconductor dies 310) because this could damage the solder pads and bumps. Instead, assembly tool 308 may pick up the given semiconductor die in a region of the top surface other than where the solder pads and the bumps are located. In addition, assembly tool 308 may ensure that the given semiconductor die does not touch the pair of stepped terraces. In particular, assembly tool 308 may overhang semiconductor dies 310 on one or more edges. These so-called ‘wings’ (such as wing 328-1) may be rigid structures that can be placed against the steps in the pair of stepped terraces. These steps act as rigid stops that control the position of assembly tool 308 and, thus, the top surface of the given semiconductor die. This is illustrated in FIG. 4, which presents a drawing illustrating a front view of the assembly process for chip package 410. In FIG. 4, note that there may be intentional gaps between semiconductor dies 310 that are filled with adhesive layers 322 (such as a glue), and which may be able to tolerate variation in the thickness of semiconductor dies 310 so that it does not affect the final placement accuracy or position error. However, this assembly technique may be sensitive to a thickness of semiconductor die 310-1 in stack 312 because this semiconductor die may rest on a fixture that holds the pair of stepped terraces. One solution for this challenge is to use a ‘dummy’ die for semiconductor die 310-1, which would allow the first position in stack 312 to be sacrificed without wasting real semiconductor dies 310 in stack 312. In this case, the total height

of stack 312 may be adjusted so that stack 312 includes the same number of real semiconductor dies 310.

[028] As additional semiconductor dies 310 are placed, assembly tool 308 may move up and back along each of the pair of stepped terraces, each time resting on a new set of co-planar steps 5 with the offset in the horizontal direction. Before placing a semiconductor die in stack 312, an adhesive layer may be deposited on the top surface of the preceding semiconductor die in stack 312. Note that, in contrast with existing assembly techniques, these adhesive layers may only need to be set once when assembling the chip package.

[029] As shown in FIG. 5, which presents a block diagram illustrating a side view of assembled 10 chip package 500, assembly component 100 (FIGs. 1 and 2) may facilitate assembly of chip package 500 in which: high-bandwidth ramp component 512 is rigidly mechanically and electrically coupled to semiconductor dies 310, thereby facilitating communication between semiconductor dies 310 and supplying power to semiconductor dies 310; ramp component 512 is positioned on one side of stack 312 (FIG. 3); and ramp component 512 is approximately parallel 15 to a direction 514 (at angle 516) along stepped terrace 112-1 (FIG. 3), which is between horizontal direction 118 and vertical direction 116.

[030] Referring back to FIG. 3, to facilitate the assembly the pair of stepped terraces may approximately be a mirror image of stepped terrace 112-1. Furthermore, a given semiconductor die in the set of semiconductor dies 310 may have a nominal thickness 320, and a vertical 20 displacement of a given step in a sequence of steps 114 (FIGs. 1 and 2) may be larger than nominal thickness 320 (or it may be larger than a maximum thickness of any of semiconductor dies 310). However, note that in some embodiments the thickness of at least some of semiconductor dies 310 in stack 312 may be different (for example, the thicknesses may vary over stack 312).

[031] In an exemplary embodiment, vertical displacements 122 (FIG. 2) may each be 160 μm 25 versus nominal thickness 320 of $150 \pm 5 \mu\text{m}$. (However, in other embodiments thickness 320 may be between 30 and 250 μm , such as 90 μm .) This additional vertical displacement relative to thickness 320 may allow the adhesive in adhesive layers 322 to spread during assembly. Note that for nominal thickness 320 of 150 μm , angle 516 (FIG. 5) may be between 15 and 20°. In 30 general, nominal thickness 320 depends, in part, on the number of semiconductor dies 310 in stack 312. Furthermore, note that a nominal thickness 324 of adhesive layers 322 may be 10 μm . However, in other embodiments the thickness of adhesive layers 322 may vary along vertical direction 116 in stack 312. (Note that adhesive layers 322 may provide tolerance for vertical position errors in stack 312.)

[032] Additionally, the offset value at a given step in the pair of stepped terraces 112 (FIGs. 1 and 2) may be the same as or larger than the associated offset value in stepped terrace 112-1. In general, offset values 120 (FIGs. 1 and 2) and offset values 314 may be determined based on direction 514 (or angle 516) in FIG. 5 and a nominal thickness of solder (such as solder ball 518 in FIG. 5) used to rigidly mechanically couple ramp component 512 (FIG. 5) to set of semiconductor dies 310. Note that the thickness of the solder may be approximately constant over the stack or may vary over the stack (*i.e.*, along vertical direction 116).

[033] Because assembly component 100 (FIGs. 1 and 2) reduces the sensitivity of the chip package to variations of thicknesses of semiconductor dies 310 (such as thickness 320), assembly component 100 (FIGs. 1 and 2) may facilitate assembly of the set of semiconductor dies 310 with an accumulated position error over the set of semiconductor dies 310 in vertical direction 116 (*i.e.*, an accumulated position error in the vertical positions of semiconductor dies over the stack 312) that is less than a sum of vertical errors associated with the set of semiconductor dies 310 and adhesive layers 322 (such as an epoxy or glue that cures in 10 s at 150 C) between the semiconductor dies 310. For example, the accumulated vertical position error may be associated with: thickness variation of the semiconductor dies 310, thickness variation of adhesive layers 322, and/or thickness variation of an optional heat-spreading material 326 (such as pressed graphite fibers) in at least some of adhesive layers 322. In some embodiments, the accumulated vertical position error may be a couple of microns (such as less than 1 μm), and may be as small as 0 μm . In an exemplary embodiment, the vertical position error of a given semiconductor die is ± 10 to 20 μm . In some embodiments, this may be accomplished by using the assembly tool (which may be coupled to a pick-and-place machine) to assemble chip package 500 (FIG. 5) in conjunction with optical alignment markers (such as fiducial markers) on assembly component 100 in FIGs. 1 and 2 and/or semiconductor dies 310. Alternatively or additionally, in some embodiments assembly component 100 in FIGs. 1 and 2 includes mechanical stops, such as mechanical stops fabricated using polyimide, and the assembly tool may be pushed up against these mechanical stops during assembly of chip package 500 in FIG. 5, thereby facilitating desired tolerances in horizontal direction 118 and/or vertical direction 116.

[034] In some embodiments, the position errors are further reduced by leveling the assembly tool relative to assembly component 100 (FIGs. 1 and 2) using a local positioning system that provides vertical and/or horizontal references. Additionally, in some embodiments of FIG. 1 there is a third stepped terrace that is in the same plane as the pair of stepped terraces 112, but which is offset horizontally from the pair of stepped terraces 112. In conjunction with the pair of stepped terraces 112, this third stepped terrace may provide a three-point plane on which the

assembly tool rests and which the assembly tool can use as a reference when self-leveling, thereby improving the position accuracy of semiconductor dies 310 when ramp-stack chip package 500 in FIG. 5 is assembled.

[035] Referring back to FIG. 5, note that in order to accommodate mechanical alignment errors in vertical direction 116, the height and pitch of the solder bumps or pads (such as solder pad 522-1 and/or solder pad 522-2) and/or solder ball 518 may vary between at least some of semiconductor dies 310 along vertical direction 116. For example, distance 520 (*i.e.*, the position of solder pad 522-1 relative to a center of a saw lane for semiconductor die 510-1) may be 60 μm and solder pads 522 may each have an 80 μm width. Furthermore, the solder balls (such as solder ball 518) may have a diameter of 120 μm prior to reflowing or melting, and an approximate thickness between 40 and 60 μm after melting. In some embodiments, two or more rows of solder balls may rigidly couple ramp component 512 to a given semiconductor die.

[036] FIG. 6 presents a block diagram illustrating a top view of assembled chip package 500 in which stack 312 (FIG. 3) includes four semiconductor dies 310. This view of chip package 500 illustrates that in some embodiments solder pads 610 may have non-rectangular shapes. For example, solder pads 610 may have oblong shapes, such as those that are 80 μm wide and 120 μm long. These solder-pad shapes on semiconductor dies 310 and/or ramp component 512 may tolerate some horizontal and/or vertical position errors.

[037] In some embodiments, the solder pads can be moved to an edge of ramp component 512. This may facilitate a perpendicular orientation (*i.e.*, angle 516 in FIG. 5 may be 0°). This configuration may facilitate a memory module in which contacts or pads associated with input/output (*I/O*) signal lines and power lines are at the edge of the ramp component (instead of down the ‘spine’). In this way, a number of diffusion layers in the ramp component may be reduced. For example, there may be 60 contacts or pads along an edge of ramp component 512 in this memory module.

[038] By allowing the stacking process during assembly of chip package 500 to be referenced to assembly component 100 in FIGs. 1 and 2 (as opposed to the immediately preceding semiconductor die in stack 312 in FIG. 3), this assembly component can effectively reduce horizontal and/or vertical position errors associated with mechanical variations in the sizes and thicknesses of components in chip package 500. For example, vertical position errors of semiconductor dies 310 may each be less than $\pm 20 \mu\text{m}$. Thus, assembly component 100 in FIGs. 1 and 2 may facilitate highly accurate and high-yield assembly of chip package 500. Furthermore, because this assembly component also facilitates the use of high-volume and low-

cost manufacturing techniques (such as a pick-and-place machine), it can greatly reduce the cost of chip package 500.

[039] In addition, the ability to assemble low-cost, high-yield chip packages may facilitate high-performance devices. For example, in some embodiments a ramp-stack chip package (such as chip package 500) is included in a dual in-line memory module. For example, there may be up to 80 memory devices (such as dynamic random access memory or another type of memory-storage device) in the ramp-stack chip package. If needed, ‘bad’ or faulty memory devices can be disabled. Thus, 72 memory devices (out of 80) may be used. Furthermore, this configuration may expose the full bandwidth of the memory devices in the memory module, such that there is little or no latency delay in accessing any of the memory devices.

[040] Alternatively, the dual in-line memory module may include multiple fields that each can include a ramp-stack chip package. For example, there may be four ramp-stack chip packages (each of which include nine memory devices) in a dual in-line memory module.

[041] In some embodiments, one or more of these dual in-line memory modules (which can include one or more ramp-stack chip packages) may be coupled to a processor. For example, the processor may be coupled to the one or more dual in-line memory modules using capacitive proximity communication (*PxC*) of capacitively coupled signals. In turn, the processor may be mounted on a substrate using C4 solder balls.

[042] In some embodiments, the assembly tool has tilt compliance and the ability to move vertically, while not allowing motion in the plane of the semiconductor dies. Alternatively, a ball joint (such as a hard sphere on the end of a rod that is seated in a cup) may be used. This ball joint may provide a joint that allows for some rotation about all three rotation axes, but does not allow translation. For the assembly tool, the rod may be the mounting shaft that attaches to a pick-and-place machine, and the cup may be placed inside the pick surface so that the pivot point is as close as possible to the semiconductor die. This arrangement may allow the surface of the pick-and-place machine to tilt to meet the assembly tool, but it may not support translation. Note that the ball joint may not have any compliance in the vertical direction. However, the ball joint may allow rotation along all three rotational axes, so that the assembly tool can rotate about the mounting shaft. Yet another possibility is a spherical bearing, which is similar to the ball joint, except that instead of trapping a ball inside a small cup on the surface of the pick-and-place machine, the entire surface of the pick-and-place machine may be inside a larger spherical surface. This spherical surface may be included inside an even larger spherical surface, which may allow the two spherical surfaces to rotate relative to each other. As with the ball joint, the

spherical bearing allows for the desired rotation along all three rotational axes but not the undesired translation of the assembly tool.

[043] We now describe embodiments of the assembly techniques. FIG. 7 presents a flow diagram illustrating a method 700 for assembling a chip package using assembly component 100

5 (FIGs. 1 and 2). During this method, an adhesive is applied to a top surface of a semiconductor die in a ramp-stack chip package in which the set of semiconductor dies is arranged in a vertical stack (operation 710), where the given semiconductor die in the vertical stack is offset from an adjacent semiconductor die in a plane of a set of semiconductor dies to define a stepped terrace. Then, using an assembly tool, a second semiconductor die is picked up on a top surface of the 10 second semiconductor die (operation 712). Next, a bottom surface of the second semiconductor die is placed on the adhesive on the top surface of the semiconductor die while a vertical position of an assembly tool is constrained by a given step in the assembly component having a pair of stepped terraces that are arranged on either side of the ramp-stack chip package (operation 714), where steps in the pair of stepped terraces provide vertical reference positions.

15 **[044]** In some embodiments of method 700, there may be additional or fewer operations. For example, the stack may be assembled in pieces that include a subset of the semiconductor dies, which are subsequently combined into a full stack. Moreover, a ramp component may be rigidly mechanically coupled to the semiconductor die and the second semiconductor die, where the ramp component is positioned on one side of the vertical stack, and where the ramp component is 20 approximately parallel to a direction along the stepped terrace, which is between a horizontal direction and a vertical direction.

25 **[045]** Furthermore, rigidly mechanically coupling the ramp component to the semiconductor die and the second semiconductor die may involve melting solder on: the ramp component and/or the semiconductor die and the second semiconductor die. When reflowing the solder, the ramp component may be placed on the stack or vice versa. This may allow the weight of the ramp component (or the stack of semiconductor dies) to help overcome the surface tension of the solder.

30 **[046]** Note that, when rigidly mechanically coupling the ramp component to the semiconductor die and the second semiconductor die, a compressive force may be applied in the vertical direction. This may ensure that the assembled chip package has a desired height. In some embodiments, a compressive force is applied along a normal to the ramp component. Either of these compressive forces may improve heat transfer within the stack, for example, by filling or reducing gaps between components in the chip package.

[047] Additionally, the order of the operations in FIG. 7 may be changed, and/or two or more operations may be combined into a single operation.

[048] Note that assembly component 100 (FIGs. 1 and 2) and chip package 500 (FIGs. 5 and 6) may include fewer components or additional components. For example, there may be breaks

5 defined in a stack of semiconductor dies in a ramp-stack chip package, such as by not including solder pads for one or more of the semiconductor dies on the ramp component. Moreover, although these devices and systems are illustrated as having a number of discrete items, these embodiments are intended to be functional descriptions of the various features that may be present rather than structural schematics of the embodiments described herein. Consequently, in
10 these embodiments, two or more components may be combined into a single component and/or a position of one or more components may be changed.

[049] While the preceding embodiments use semiconductor dies (such as silicon) in the chip

package, in other embodiments a different material than a semiconductor may be used as the

substrate material in one or more of these chips. However, in embodiments in which silicon is

15 used, semiconductor dies 310 (FIGs. 3-6) may be fabricated using standard silicon processing.

These semiconductor dies may provide silicon area that supports logic and/or memory

functionality.

[050] Furthermore, in FIGs. 5 and 6 ramp component 512 may be a passive component, such as a plastic substrate with metal traces to electrically couple to semiconductor dies 310. For

20 example, ramp component 512 may be fabricated using injection-molded plastic. Alternatively, ramp component 512 may be another semiconductor die with lithographically defined wires or signal lines. In embodiments where ramp component 512 includes a semiconductor die, active devices, such as limit amplifiers, may be included to reduce crosstalk between the signal lines.

Additionally, crosstalk may be reduced in either an active or a passive ramp component 512

25 using differential signaling.

[051] In some embodiments, ramp component 512 includes transistors and wires that shuttle data and power signals among semiconductor dies 310 via solder balls (such as solder ball 518).

For example, ramp component 512 may include high-voltage signals. These signals may be

stepped down for use on semiconductor dies 310 using: a step-down regulator (such as a

30 capacitor-to-capacitor step-down regulator), as well as capacitor and/or inductor discrete components to couple to semiconductor dies 310.

[052] Additionally, ramp component 512 may include a buffer or logic chip for memory, and/or I/O connectors to external device(s) and/or system(s). For example, the I/O connectors may include one or more: ball bonds, wire bonds, edge connectors and/or PxC connectors for

coupling to external devices. In some embodiments, these *I/O* connectors may be on a back surface of ramp component 512, and ramp component 512 may include one or more through-silicon vias (*TSVs*) that couple the *I/O* connectors to solder pads, such as solder pad 522-2.

[053] In some embodiments, ramp component 512 and semiconductor dies 310 in chip package

5 500 are mounted on an optional substrate (such as a printed circuit board or a semiconductor die). This optional substrate may include: ball bonds, wire bonds, edge connectors and/or *PxC* connectors for coupling to external devices. If these *I/O* connectors are on a back surface of the optional substrate, the optional substrate may include one or more *TSVs*.

[054] While solder balls are used in the preceding embodiments as an illustration of the

10 electrical and mechanical coupling of ramp component 512 and semiconductor dies 310, in other embodiments these components may be electrically and/or mechanically coupled using other techniques, such as: micro-springs, microspheres (in a ball-in-pit configuration described below), and/or an anisotropic film (such as an anisotropic elastomer film, which is sometimes referred to as an ‘anisotropic conductive film’).

15 **[055]** In embodiments where components in chip packages communicate with *PxC* of electromagnetically coupled signals (such as *PxC* between: ramp component 512 and

semiconductor dies 310, ramp component 512 and an external device, ramp component 512 and optional substrate, optional substrate and semiconductor dies 310 and/or optional substrate and the external device), the *PxC* may include: communication of capacitively coupled signals

20 (which is referred to as ‘electrical proximity communication’), communication of optically coupled signals (which is referred to as ‘optical proximity communication’), communication of electromagnetically coupled signals (which is referred to as ‘electromagnetic proximity communication’), communication of inductively coupled signals, and/or communication of conductively coupled signals.

25 **[056]** In general, the impedance of the resulting electrical contacts may be conductive and/or capacitive, *i.e.*, may have a complex impedance that includes an in-phase component and/or an out-of-phase component. Regardless of the electrical contact mechanism (such as solder, micro-springs, an anisotropic layer, etc.), if the impedance associated with the contacts is conductive, conventional transmit and receive *I/O* circuits may be used in components in chip package 500.

30 However, for contacts having a complex (and, possibly, variable) impedance, the transmit and receive *I/O* circuits may include one or more embodiments described in U.S. patent application 12/425,871, entitled “Receive Circuit for Connectors with Variable Complex Impedance,” by Robert J. Drost et al., Attorney Docket Number SUN09-0285, filed on April 17, 2009, the contents of which are incorporated herein by reference.

[057] Note that packaging techniques that allow some rework are more cost-effective when faced with lower semiconductor-die yields or high expense to test extensively before packaging and assembly. Therefore, in embodiments where the mechanical and/or electrical coupling between semiconductor dies 310 and ramp component 512 are remateable, the yield of chip 5 package 500 may be increased by allowing rework (such as replacing a bad chip that is identified during assembly, testing or burn-in). In this regard, remateable mechanical or electrical coupling should be understood to be mechanical or electrical coupling that can be established and broken repeatedly (*i.e.*, two or more times) without requiring rework or heating (such as with solder). In some embodiments, the remateable mechanical or electrical coupling involves male and female 10 components designed to couple to each other (such as components that snap together).

[058] While FIGs. 5 and 6 illustrate a particular configuration of chip package 500, a number of techniques and configurations may be used to implement mechanical alignment and assembly with or without using assembly component 100 (FIGs. 1 and 2). For example, semiconductor dies 310 and/or ramp component 512 may be positioned relative to each other using a ball-in-pit 15 alignment technique (and, more generally, a positive-feature-in-negative-feature alignment technique). In particular, balls may be positioned into etch pits to relatively align components, such as semiconductor dies 310 in stack 312 (FIG. 3). Other examples of positive features include hemisphere-shaped bumps. However, any combination of mechanically locking positive and negative surface features on components in chip package 500 may be used to align and/or 20 assemble chip package 500.

[059] Referring to FIG. 3, as noted previously in some embodiments optional heat-spreading material 326 (and, more generally, an intermediate material between semiconductor dies 310 that has a high thermal conductivity) may help remove heat generated during operation of circuits on one or more semiconductor dies 310 and/or ramp component 512 (FIGs. 5 and 6). This thermal 25 management may include any of the following thermal paths: a first thermal path in a plane of semiconductor dies 310; a second thermal path in a plane of adhesive layers 322; and/or a third thermal path in a plane of optional heat-spreading material 326. In particular, the thermal flux associated with these thermal paths may be managed independently of each other via thermal coupling at an edge of the chip package. Note that this thermal management may include the use 30 of: phase change cooling, immersion cooling, and/or a cold plate. Also note that the thermal flux associated with the first thermal path that diffuses through the cross-sectional area at the edge of the chip package is a function of nominal thickness 320. Thus, the thermal management may be different in chip packages with larger or smaller nominal thicknesses of semiconductor dies 310.

[060] Note that there may be optional encapsulation around at least a portion of chip package 500 (FIGs. 5 and 6). Additionally, air gaps between components in chip package 500 (FIGs. 5 and 6) may be underfilled to improve heat removal. This may be facilitated by decreasing angle 516 in FIG. 5, *i.e.*, semiconductor dies 310 may be tipped more toward vertical direction 116.

5 **[061]** The foregoing description is intended to enable any person skilled in the art to make and use the disclosure, and is provided in the context of a particular application and its requirements. Moreover, the foregoing descriptions of embodiments of the present disclosure have been presented for purposes of illustration and description only. They are not intended to be exhaustive or to limit the present disclosure to the forms disclosed. Accordingly, many 10 modifications and variations will be apparent to practitioners skilled in the art, and the general principles defined herein may be applied to other embodiments and applications without departing from the spirit and scope of the present disclosure. Additionally, the discussion of the preceding embodiments is not intended to limit the present disclosure. Thus, the present disclosure is not intended to be limited to the embodiments shown, but is to be accorded the 15 widest scope consistent with the principles and features disclosed herein.

What is claimed is:

1. An assembly component, comprising: a pair of stepped terraces having a vertical stack of steps in which a given step is offset from an adjacent step in a plane of the steps to define the pair of stepped terraces, wherein the steps in the pair of stepped terraces are configured to provide vertical reference positions that constrain vertical positions of an assembly tool during assembly of a ramp-stack chip package;
 - 5 wherein a set of semiconductor dies in the ramp-stack chip package are arranged in a vertical stack in which a given semiconductor die is offset from an adjacent semiconductor die in a plane of the set of semiconductor dies to define a stepped terrace; and
 - 10 wherein, during the assembly of the ramp-stack chip package, while the pair of stepped terraces constrains a vertical position of the assembly tool, the assembly tool is mechanically coupled to a top surface of the given semiconductor die and a bottom surface of the given semiconductor die is mechanically coupled to the ramp-stack chip package.
- 15 2. The assembly component of claim 1, wherein the set of semiconductor dies includes N semiconductor dies; and
 - 20 wherein position errors of the set of semiconductor dies in the ramp-stack chip package in a vertical direction along the vertical stack are independent of a vertical position in the ramp-stack chip package.
 - 25 3. The assembly component of claim 2, wherein N is greater than 40.
 - 30 4. The assembly component of claim 1, wherein the position errors are each less than ± 20 μm .
 5. The assembly component of claim 1, wherein the assembly component facilitates assembly of the ramp-stack chip package with an accumulated position error over the set of semiconductor dies in a vertical direction along the vertical stack that is less than a sum of position errors associated with the set of semiconductor dies and adhesive layers between the semiconductor dies.
 6. The assembly component of claim 5, wherein the accumulated position error is associated with one of: thickness variation of the semiconductor dies, and thickness variation of the adhesive layers.

7. The assembly component of claim 1, wherein the given semiconductor die includes solder pads and bumps on the top surface; and

wherein the assembly tool picks up the given semiconductor die in a region of the top surface other than where the solder pads and the bumps are located.

5 8. The assembly component of claim 1, wherein the stepped terrace is a mirror image of the pair of stepped terraces.

9. The assembly component of claim 1, wherein the given semiconductor die has a nominal thickness; and

10 wherein a vertical displacement of the given step in the stepped terrace is larger than the nominal thickness.

10. The assembly component of claim 1, wherein the assembly component facilitates rigid mechanical coupling of a ramp component to the ramp-stack chip package,

wherein the ramp component is positioned on one side of the vertical stack, and

15 wherein the ramp component is approximately parallel to a direction along the stepped terrace, which is between a horizontal direction in the plane of the set of semiconductor dies and a vertical direction along the vertical stack.

11. A method for assembling a ramp-stack chip package, wherein the method comprises:

applying an adhesive to a top surface of a semiconductor die in the ramp-stack chip package in which a set of semiconductor dies is arranged in a vertical stack, wherein a given 20 semiconductor die in the vertical stack is offset from an adjacent semiconductor die in a plane of the set of semiconductor dies to define a stepped terrace;

using an assembly tool, picking up a second semiconductor die on a top surface of the second semiconductor die; and

25 placing a bottom surface of the second semiconductor die on the adhesive on the top surface of the semiconductor die while the vertical position of the assembly tool is constrained by a given step in an assembly component having a pair of stepped terraces that are arranged on either side of the ramp-stack chip package, wherein steps in the pair of stepped terraces provide vertical reference positions.

12. The method of claim 11, wherein the applying, picking and placing operations are 30 repeated for additional semiconductor dies in the set of semiconductor dies to assemble the ramp-stack chip package; and

wherein vertical positions of the assembly tool are constrained by the steps in the pair of stepped terraces when the ramp-stack chip package is assembled.

13. The method of claim 12, wherein the set of semiconductor dies includes N semiconductor dies; and

5 wherein position errors of the set of semiconductor dies in the ramp-stack chip package in a vertical direction along the vertical stack are independent of a position in the ramp-stack chip package.

14. The method of claim 13, wherein N is greater than 40.

15. The method of claim 13, wherein the position errors are each less than $\pm 20 \mu\text{m}$.

10 16. The method of claim 11, wherein the assembly component facilitates assembly of the ramp-stack chip package with an accumulated position error over the set of semiconductor dies in a vertical direction along the vertical stack that is less than a sum of position errors associated with the set of semiconductor dies and adhesive layers between the semiconductor dies.

15 17. The method of claim 11, wherein the semiconductor die includes solder pads and bumps on the top surface; and

wherein the assembly tool picks up the semiconductor die in a region of the top surface other than where the solder pads and the bumps are located.

18. The method of claim 11, wherein the stepped terrace is a mirror image of the pair of stepped terraces.


20 19. The method of claim 11, wherein the given semiconductor die has a nominal thickness; and


wherein a vertical displacement of the given step in the stepped terrace is larger than the nominal thickness.


25 20. The method of claim 11, wherein the assembly component facilitates rigid mechanical coupling of a ramp component to the ramp-stack chip package,


wherein the ramp component is positioned on one side of the vertical stack, and


wherein the ramp component is approximately parallel to a direction along the stepped terrace, which is between a horizontal direction in the plane of the set of semiconductor dies and a vertical direction along the vertical stack.

FIG. 1



**FIG. 3**

**FIG. 4**

**FIG. 5**




FIG. 6

700

APPLY AN ADHESIVE LAYER TO A TOP SURFACE OF A SEMICONDUCTOR DIE IN A RAMP-STACK CHIP PACKAGE IN WHICH THE SET OF SEMICONDUCTOR DIES IS ARRANGED IN A VERTICAL STACK

710

PICK UP A SECOND SEMICONDUCTOR DIE ON A TOP SURFACE OF THE SECOND SEMICONDUCTOR DIE USING AN ASSEMBLY TOOL

712

PLACE A BOTTOM SURFACE OF THE SECOND SEMICONDUCTOR DIE ON ADHESIVE ON THE TOP SURFACE OF THE FIRST SEMICONDUCTOR DIE WHILE A VERTICAL POSITION OF THE ASSEMBLY TOOL IS CONSTRAINED BY A GIVEN STEP IN AN ASSEMBLY COMPONENT HAVING A PAIR OF STEPPED TERRACES THAT ARE ARRANGED ON EITHER SIDE OF THE RAMP-STACK CHIP PACKAGE

714

FIG. 7

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2014/057237

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01L25/065 H01L21/98
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2012/049376 A1 (HARADA JOHN A [US] ET AL) 1 March 2012 (2012-03-01) paragraphs [0007] - [0011], [0023], [0024], [0027], [0028], [0031], [0035], [0036], [0039], [0040], [0042]; figures 1-3,5 -----	1-20



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier application or patent but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

14 January 2015

23/01/2015

Name and mailing address of the ISA/
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Manook, Rhoda

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2014/057237

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
US 2012049376	A1	01-03-2012	CN 103081103 A	01-05-2013
			EP 2612355 A2	10-07-2013
			JP 2013536998 A	26-09-2013
			KR 20130105819 A	26-09-2013
			TW 201220464 A	16-05-2012
			US 2012049376 A1	01-03-2012
			WO 2012030469 A2	08-03-2012