

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
11 May 2006 (11.05.2006)

PCT

(10) International Publication Number
WO 2006/049848 A2

- (51) International Patent Classification: Not classified
- (21) International Application Number: PCT/US2005/037096
- (22) International Filing Date: 12 October 2005 (12.10.2005)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
10/976,869 1 November 2004 (01.11.2004) US
- (71) Applicant (for all designated States except US): **ADVANCED MICRO DEVICES, INC.** [US/US]; One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **DAKSHINA-MURTHY, Srikanteswara** [IN/US]; 258 Town View Drive, Wappingers Falls, NY 12590 (US). **BONSER, Douglas** [CA/US]; 27 Hocks Lane, Hopewell Junction, NY 12533 (US). **KELLING, Mark, C.** [US/US]; 9 Wims Heights, Marlboro, NY 12542 (US). **NOMURA, Asuka** [US/US]; 24 Merrick Road, Poughkeepsie, NY 12603 (US).
- (74) Agent: **DRAKE, Paul, S.**; Advanced Micro Devices, Inc., 5204 East Ben White Boulevard, Mail Stop 562, Austin, TX 78741 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:**
— without international search report and to be republished upon receipt of that report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD OF FORMING ISOLATION TRENCH WITH SPACER FORMATION



(57) Abstract: A strained silicon semiconductor arrangement with a shallow trench isolation (STI) structure has a strained silicon (Si) layer (52) formed on a silicon germanium (SiGe) layer (50). A trench (58) extends through the Si layer (52) into the SiGe layer (50), and sidewall spacers (62) are employed that cover the entirety of the sidewalls within the trench in the SiGe layer (50). Following STI fill, polish and nitride stripping process steps, further processing can be performed without concern of the SiGe layer (50) being exposed to a silicide formation process.

METHOD OF FORMING ISOLATION TRENCH WITH
SPACER FORMATION

FIELD OF THE INVENTION

[01] The present invention relates to the fabrication of integrated circuit semiconductor devices, and more particularly, to fabricating highly integrated circuit semiconductor devices having high-quality shallow trench isolation (STI) without exposing the portions of the sidewalls of the trench.

BACKGROUND OF THE INVENTION

[02] As miniaturization of elements of integrated circuit semiconductor devices drives the industry, the width and the pitch of an active region have become smaller, thus rendering the use of traditional LOCOS (local oxidation of silicon) isolation techniques problematic. STI is considered a more viable isolation technique than LOCOS because, by its nature, STI creates hardly any bird's beak characteristic of LOCOS, thereby achieving better control of active width at sub-micron feature sizes.

[03] Conventional STI fabrication techniques include forming a pad oxide on an upper surface of a semiconductor substrate, forming a nitride, e.g., silicon nitride, polish stop layer thereon, typically having a thickness of greater than 1,000 Å, forming an opening in the nitride polish stop layer, anisotropically etching to form a trench in the semiconductor substrate, and forming a thermal oxide liner in the trench with insulating material, such as silicon oxide, forming an overburden on the nitride polish stop layer. Planarization is then implemented, as by conducting chemical mechanical polishing (CMP). During subsequent processing, the nitride layer is removed along with the pad oxide followed by formation of active areas, which typically involve masking, ion implantation, and cleaning steps. During such cleaning steps, the top corners of the field oxide are isotropically removed leaving a void or "divot" in the oxide fill.

[04] For example, a conventional STI fabrication technique is illustrated in Figs. 1 through 4, wherein similar features are denoted by similar reference characters. Adverting to Fig. 1, a pad oxide 11 is formed over an upper surface of a semiconductor substrate 10, and a silicon nitride polish stop layer 12 is formed thereon, typically at a thickness in excess of 1,000 Å. A photomask (not shown) is then used to form an opening through the nitride polish stop layer 12, pad oxide 11, and a trench is formed in the semiconductor substrate 10.

[05] Subsequently, a thermal oxide liner (not shown) is formed in the trench, an insulating material is deposited and planarization implemented, as by CMP, resulting in the intermediate structure illustrated in Fig. 2, the reference character 20 denoting the oxide fill. Similarly, the nitride polish stop layer 12 and pad oxide layer 11 are removed and cleaning steps, which include oxide-consuming HF-based wet steps, are performed on the active regions during the process of doping and gate/sacrificial oxide formation. In current ULSI integration schemes, two and even three different gate oxides are integrated onto a single chip to facilitate different types of transistors. This requires an enhanced oxide etch budget and can exacerbate the divot formation. Such cleaning steps result in the formation of divots 30 as illustrated in Fig. 3.

[06] The STI divots are problematic in various respects. For example, STI divots are responsible for high field edge leakage, particularly with shallow source/drain junctions. As shown in Fig. 4, silicide regions 41 formed on shallow source/drain regions 40 grow steeply downwards, as illustrated by reference character 42, below the junction depth formed at a latter stage resulting in high leakage and shorting. Segregation of dopants, notably boron, at STI field edges reduces the junction depth. Accordingly, after the junctions are silicided, the silicide

42 penetrating into the substrate causes shorting routes and, hence, large leakage occurrence from the source/drain junctions to a well or substrate.

[07] In strained silicon applications, in which a thin silicon (Si) layer is provided on a silicon germanium (SiGe) layer, the potential for formation of STI divots during the STI process exposes the underlying SiGe layer during the process flow. This is highly undesirable as it leads to poor silicide formation, among other issues.

SUMMARY OF THE INVENTION

[08] There is a need for a method of protecting an underlying SiGe layer of a strained silicon arrangement in the manufacturing process, such that exposure of the SiGe layer caused by divots in a field oxide region do not allow silicide to form at the SiGe layer. Exposure of the SiGe layer also leads to GeO₂ formation at the surface.

10 Unlike SiO₂, GeO₂ is unstable and can dissolve even in hot water, exposing more of the SiGe to attack. Redisposition and incorporation of Ge-species from solution into electrically conductive areas may also result in undesirable electrical effects.

[09] This and other needs are met by embodiments of the present invention which provide a method of forming an isolation trench comprising the steps of forming a silicon-germanium (SiGe) layer and a silicon (Si) layer on the SiGe layer. A trench is formed extending through the Si layer and into the SiGe layer. Sidewall spacers are formed in the trench, and the trench is filled with isolating material. In certain embodiments of the invention, the formation of the sidewall spacers includes anisotropically etching the spacer layer until at least a portion of the silicon layer within the trench is exposed, but the sidewalls of the trench in the SiGe layer remain completely covered by the sidewall spacers.

20 [10] With the methodology of the present invention, even if divots are formed at the field oxide by the wet cleans, the SiGe layer is not exposed. This preserves the integrity of the silicide formation, among other advantages.

[11] The earlier stated needs are met by other aspects of the present invention which provide a method of forming shallow trench isolation structures in a strained silicon arrangement, comprising the steps of forming a strained silicon layer on a silicon-germanium layer. A trench is formed in the silicon layer and the silicon germanium layer. The trench is filled with field oxide while preventing exposure of sidewalls of the trench in the silicon germanium layer to the field oxide.

30 [12] The earlier stated needs are met by still further aspects of the present invention which provide a strained silicon semiconductor arrangement with a shallow trench isolation structure. The arrangement comprises a strained silicon (Si) layer on a silicon germanium (SiGe) layer. A trench extends through the Si layer into the SiGe layer, this trench having sidewalls. Sidewall spacers are provided that cover the entirety of the sidewalls within the trench in the SiGe layer. Field oxide is provided that fills the trench.

[13] The foregoing and other features, aspects and advantages of the present invention will become more apparent from the following detailed description of the invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[14] Figs. 1 through 4 schematically illustrate sequential phases of a conventional method for forming STI regions. In Figs. 1 through 4, similar features are denoted by similar reference characters.

[15] Figs. 5 through 11 schematically illustrate sequential phases of a method in accordance with an embodiment of the present invention. In Figs. 5 through 11, similar features are denoted by similar reference characters.

DETAILED DESCRIPTION OF THE INVENTION

[16] The present invention addresses and solves problems related to the implementation of STI methodology and the SiGe layer in silicon germanium-on-insulator arrangement. The formation of STI divots during the creation of STI structures may expose the SiGe layer in SGOI arrangements. This exposure leads to poor silicide formation, for example, and other deleterious effects. The present invention addresses these problems, in part, by forming sidewall spacers in the trench that extends through the Si layer and into the SiGe layer. The sidewall spacers are recessed and completely cover the sidewalls of the SiGe layer within the trench. Hence, even if an oxide divot is formed by wet cleans, the SiGe layer will not be exposed. This prevents the poor silicide formation and other deleterious effects caused by the oxide divot and exposure of the SiGe layer.

[17] A method in accordance with an embodiment of the present invention is schematically illustrated in Figs. 5 through 11, wherein similar features are denoted by similar reference characters.

[18] Referring to Fig. 5, a layer of silicon germanium 50 is provided on which a layer of silicon 52 is provided. In a SGOI arrangement, for example, the SiGe layer 50 and the Si layer 52 are provided on an insulator layer (not shown), such as a buried oxide layer. Conventional methodologies for forming the SiGe layer 50 and the Si layer 52 may be employed.

[19] A nitride masking layer 54 and an oxide cap layer 56 are formed on the silicon layer 52. Hence, such layers may be formed by conventional deposition techniques or other methodologies.

[20] A conventional etch is performed, the results of which are depicted in Fig. 6. The conventional STI etch creates a recess 58 through the oxide cap layer 56, the nitride layer 54, the silicon layer 52 and the silicon germanium layer 50. Recess 58 may extend into the silicon layer 52 and the silicon germanium layer 50 to a conventional depth. A conventional STI etch recipe may be employed to perform the etching.

[21] Following the etching of the STI trench 58, a spacer layer 60 is deposited in the trench by conventional deposition techniques. For example, a suitable material to be deposited is silicon nitride. An etch is now performed, the results of which are depicted in Fig. 8. The etch is one that is selective to oxide, for example, so that the oxide cap layer 56 is preserved. The etching may be anisotropic etching, for example, employing $\text{CH}_3\text{F} + \text{O}_2$ or $\text{CH}_3\text{F} + \text{O}_2 + \text{Ar}$, for example.

[22] In certain embodiments of the invention, the anisotropic etching, such as reactive ion etching, is performed to an extent that forms the sidewall spacer 62 but with an overetch that is enough to recess the spacers 62. In other words, the overetching causes exposure of at least a portion of the sidewalls of the silicon layer 52 within the trench 58. The recess of the spacers is necessary in order to ensure that no part of the spacers 62 is contiguous with the nitride layer 54. Since the nitride layer 54 is typically etched away in a phosphoric acid wet etch bath, any spacer contacting it would be attacked as well, unless it were recessed and thus protected by the oxide filling the trench region. However, the overetching is stopped in good time to assure the coverage of the entire sidewalls of the SiGe layer 50 within the trench 58. The bottom of the trench 58 is exposed by the reactive ion etching.

[23] With the sidewall spacer 62 thus formed, the STI process continues in a conventional manner, as depicted in Figs. 9-11. Hence, Fig. 9 depicts the filling of trench 58 with isolation material, such as field oxide 64.

[24] As depicted in Fig. 10, following the STI fill, a polishing operation is performed that removes the excess STI fill 64 and the oxide layer 56. A conventional polishing technique may be employed.

[25] Following the polishing, a nitride strip is then performed, the results of which are depicted in Fig. 11. The nitride layer 54 is removed during the nitride strip, leaving behind the field oxide 64 of the STI arrangement. In subsequent wet cleans, an oxide divot could potentially be formed, as described earlier with respect to Figs. 1-4. These potential oxide divots are depicted in phantom in Fig. 11, and provided with reference numeral 66. Hence, even if the oxide divots 66 are formed by the wet cleans, the sidewalls of the SiGe layer 50 will not be exposed as they are securely protected by the sidewall spacers 62. Subsequent processing can now be performed without concern for silicide formation and other deleterious effects caused by SiGe exposure.

[26] The present invention enjoys industrial applicability in fabricating highly integrated semiconductor devices containing STI regions on SGOI arrangements or other arrangements, with improved silicide formation. The present invention enjoys particular applicability in manufacturing semiconductor devices with sub-micron dimensions.

[27] Although the present invention has been described and illustrated in detail, it is to be clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the scope of the present invention being limited only by the terms of the appended claims.

WHAT IS CLAIMED IS:

1. A method of forming an isolation trench, comprising:

forming a silicon (Si) layer 52 on a silicon-germanium (SiGe) layer 50;

forming a trench 58 extending through the Si layer 52 and into the SiGe layer 50;

forming sidewall spacers 62 in the trench 58; and

filling the trench 58 with isolating material 64.

2. The method of claim 1, wherein the step of forming sidewall spacers 62 includes depositing a spacer layer 60 in the trench 58.

3. The method of claim 2, wherein the step of forming sidewall spacers 62 includes anisotropically etching the spacer layer 60.

4. The method of claim 3, wherein the step of anisotropically etching includes overetching the sidewall spacers 62 until at least a portion of the Si layer 52 within the trench 58 is exposed.

5. The method of claim 4, wherein the spacer layer 60 is a nitride.

6. The method of claim 5, further comprising forming a nitride layer 54 on the silicon layer 52 and a capping layer 56 on the nitride layer 54, prior to forming the trench 58, wherein the step of forming the trench 58 also includes forming the trench 58 through the capping layer 56 and the nitride layer 54 extending into the Si layer 52 and the SiGe layer 50.

7. The method of claim 6, further comprising removing the capping layer 56 and the nitride layer 54 after the trench 58 is filled with the isolating material 64.

8. The method of claim 7, further comprising forming silicide with the Si layer 52 after the step of removing the capping layer 56 and the nitride layer 54.

9. A strained silicon semiconductor arrangement within a shallow trench isolation structure comprising:

a strained silicon (Si) layer 52 on a silicon germanium (SiGe) layer 50;

a trench 58 extending through the Si layer 52 into the SiGe layer 50, the trench 58 having sidewalls;

sidewall spacers 62 covering the entirety of the sidewalls within the trench 58 in the SiGe layer 50; and

field oxide 64 filling the trench 58.

10. The arrangement of claim 9, wherein the sidewall spacers 62 cover only a portion of the sidewalls within the trench 58 in the Si layer 52.

1/7




FIG. 1
(PRIOR ART)

2/7




FIG. 2
(PRIOR ART)

3/7




FIG. 3
(PRIOR ART)

4/7




FIG. 4
(PRIOR ART)

5/7




FIG. 5




FIG. 6




FIG. 7

6/7




FIG. 8




FIG. 9




FIG. 10

7/7




FIG. 11