## **PCT**

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5:

H03K 19/086, 19/21, 17/62

(11) International Publication Number:

WO 93/17500

| A1

(43) International Publication Date:

2 September 1993 (02.09.93)

(21) International Application Number:

PCT/CA92/00494

(22) International Filing Date:

12 November 1992 (12.11.92)

**Published** 

With international search report.

(81) Designated States: CA, JP, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, SE).

(30) Priority data:

838,171


20 February 1992 (20.02.92) US

(71) Applicant: NORTHERN TELECOM LIMITED [CA/CA]; World Trade Center of Montreal, 380 St. Antoine Street West, 8th floor, Montreal, Quebec H2Y 3Y4 (CA).

(72) Inventor: POPESCU, Petre; 205 Walden Drive, Kanata, Ontario K2K 2K6 (CA).

(74) Agent: MOWLE, John, E.; Northern Telecom Limited, Patent Department, P.O. Box 3511, Station "C", Ottawa, Ontario K1Y 4H7 (CA).

(54) Title: DIFFERENTIAL ECL CIRCUIT



### (57) Abstract

A differential ECL (emitter coupled logic) circuit, with differential inputs and output and no series gates, comprises a plurality of transistor pairs (11A-11H). The differential ECL circuit can operate at high speed as there are no series gates and its noise margin is large because of differential operation. The differential circuit can be implemented into a multiplexer or various logic circuits such as XOR (exclusive OR)/NXOR, OR/NOR, AND/NAND.



## FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FR	France	MR	Mauritania .
AU	Australia	GA	Gabon	MW	Malawi
BB	Barbados	GB	United Kingdom	NL	Netherlands
BE	Belgium	GN	Guinea	NO	Norway
BF	Burkina Faso	GR	Greece	NZ	New Zealand
BG	Bulgaria	HU	Hungary	PL	Poland
BJ	Benin	ΙE	Ireland	РT	Portugal
BR	Brazil	ΙT	Italy	RO	Romania
CA	Canada	JР	Japan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SK	Slovak Republic
CI	Côte d'Ivoire	KZ	Kazakhstan	SN	Senegal
CM	Cameroon	L.i	Liechtenstein	SU	Soviet Union
CS	Czechoslovakia -	LK	Sri Lanka	TD	Chad
CZ	Czech Republic	I.U	Luxembourg	TG	Togo
DE	Germany	MC	Monaco	UA	Ükraine
DK	Denmark	MG	Madagascar	US	United States of America
ES	Spain	MI.	Mali	VN	Vict Nam
FI	Finland	MN	Mongolia		

1

#### DIFFERENTIAL ECL CIRCUIT

#### FIELD OF THE INVENTION

The present invention relates generally to emitter coupled logic (ECL) circuits with differential inputs and output, and more particularly to a multiplexer and logic function circuits.

## 10 BACKGROUND OF THE INVENTION

A multiplexer or logic function circuit such as an exclusive OR (XOR), non-exclusive (NXOR), OR, NOR, AND or NAND circuit is usually formed on a semiconductor 15 integrated circuit chip. For example, United States Patent No. 4,963,767 dated October 16, 1990 by Nguyen X. Sinh discloses an ECL (emitter coupled logic) multiplexer of nondifferential type. United States Patent No. 4,866,306 dated September 12, 1989 by Daniel F. Hopta discloses an 20 ECL multiplexer, which has series gates with differential outputs and non-differential inputs. United States Patent No. 4,628,216 dated December 9, 1986 by Nikhil C. Mazumder discloses multiplexers and XOR and other logic circuits. Also, ELECTRONICS LETTERS, 29th March 1990, Vol.26, No.7, 25 pp.430-431, shows a high speed XOR and ELECTRONICS LETTERS, 12th October 1989, Vol. 25, No. 21, pp. 1422-1423, discloses a high speed multiplexer.

However, these prior art circuits have disadvantages - low speed, a small noise margin and/or a large power consumption - due to the use of series gates or nondifferential type circuits.

#### SUMMARY OF THE INVENTION

The present invention provides differential ECL circuits (e.g. a multiplexer and logic function circuits), which overcome such disadvantages.

2

According to the most general aspect of the present invention, a differential ECL circuit comprises: a plurality of transistor pairs, each respectively comprising first and second transistors whose emitters are connected 5 to each other; a plurality of constant current sources, each being connected between the connected emitters of each transistor pair and a first potential terminal; four load resistors connected between the first and second transistors' collectors of two transistor pairs and a second potential terminal; an emitter follower circuit comprising four emitter follower transistors and two emitter resistors; and means for providing a plurality of differential input signals to the transistor pairs. In the differential ECL circuit, at least some of the first and second transistors' collectors of each of the transistor pairs to which the four load resistors are connected, are connected to the counterparts of the other transistor pairs. The bases of the four emitter follower transistors are connected to the first and second transistors' collectors of the transistor pairs to which the four load resistors are connected. The emitters of the two emitter follower transistors are connected to the first potential terminal through the one emitter resistor. The emitters of the other two emitter follower transistors are connected to the first potential terminal through the other emitter resistor. A differential output signal is provided across the emitter resistors, depending upon logic states of the differential input signals.

Preferably in any one differential ECL circuit, all of the transistors are of the same NPN (PNP) type and the first and second potential terminals are low and high (high and low) potential terminals, respectively.

In response to the differential input and select signals, the transistor pairs function as a multiplexer.

35 Also, in response to the differential input signals, the transistor pairs function as logic circuits (e.g. XOR, OR, AND).

3

The differential ECL circuit has no series gates.

Therefore, its speed is high and propagation times from any input to the output are the same and the circuit is symmetrical. Also, due to the differential input and outputs, it has very good noise margin characteristics.

#### BRIEF DESCRIPTION OF THE DRAWINGS

An embodiment of the present invention will now be
described by way of example only with reference to the
accompanying drawings in which:

Figure 1 is a schematic diagram of a multiplexer according to the present invention;

Figure 2 is a schematic diagram of an XOR circuit according to the present invention;

Figure 3 is a schematic diagram of an OR circuit according to the present invention; and

Figure 4 is a schematic diagram of an AND circuit according to the present invention.

20

### OBJECT OF THE INVENTION

#### 1. MULTIPLEXER

First, an embodiment multiplexer according to the 25 present invention is described.

### I. Structure of the Multiplexer

Referring to Figure 1, the multiplexer comprises four differential transistor pairs and four constant current sources, which are connected to the transistor pairs. In each transistor pair, the emitters of two transistors 11a, 11b; 11c, 11d; 11e, 11f; and 11g, 11h are mutually coupled. The constant current sources comprise transistors 13a - 13d, the collectors of which are connected to the coupled emitters of transistor pairs, the bases of which are connected to a common bias voltage line 15, and the emitters of which are connected to a ground

4

line 17 through resistors 19a - 19d. The ground line 17 is the reference potential line in this circuit (a low potential line). A positive DC voltage Bvg (typically 2.0 volts) is fed to the common bias voltage line 15.

The collectors of the transistors 11c, 11d, 11e and 11f are connected to the collectors of the transistors 11h, 11a, 11b and 11g, respectively. The collectors of the transistors 11a, 11b, 11g and 11h are connected to a voltage supply line 21 through resistors 23a - 23d, respectively. Another positive DC voltage VCC (typically 4.5 volts) is fed to the voltage supply line 21.

Input lines 25a - 25h are connected to the bases of the transistors 11a - 11h so as to feed first and second differential input signals and a differential select signal to the transistor pairs. The input lines 25c and 25f, or the bases of the transistors 11c and 11f, are connected to each other. The input lines 25d and 25e, or the bases of the transistors 11d and 11e, are connected to each other.

The multiplexer also comprises an emitter follower

20 circuit including four transistors 27a - 27d, the bases of
which are connected to the collectors of the transistors

11a, 11b, 11g and 11h, respectively. Both emitters of the
transistors 27b and 27d are connected to the ground line 17
through a resistor 29a. Similarly, both emitters of the

25 transistors 27a and 27c are connected to the ground line 17
through a resistor 29b. Output lines 31a and 31b are
connected to the emitters of transistors 27b, 27d and 27a,
27c, respectively, so as to provide a differential output
signal across both resistors 29a and 29b.

30

## II. Operation of the Multiplexer

Each of the first and second differential input signals and the differential select signal consists of non-inverted and inverted phase components. The non-inverted and inverted phase components A and Ab of the first differential input signal are fed to the input lines 25a and 25b, respectively. The non-inverted and inverted phase

5

components B and Bb of the second differential input signal are fed to the input lines 25g and 25h, respectively. The non-inverted and inverted phase components S and Sb of the differential select signal are fed to the input lines 25d, 25e and 25c, 25f, respectively.

When a select signal voltage Vss, which is the potential difference between the non-inverted and inverted phase components S and Sb, is negative or positive, the logic level of the differential select signal is "0" or "1", respectively. Also, when each of voltages Vsa and Vsb of the first and second differential input signals is negative or positive, its logic level is "0" or "1", respectively.

With the voltage Bvg being fed to the bases of the

transistors 13a - 13d, a constant current flows in the
connected emitters of each transistor pair, so that the
total current Io flowing in the collectors of each
transistor pair is constant. In the following description,
when a differential signal is fed to the bases of the

transistor pair, the current Io flows in either one or the
other transistor of that pair. Voltage drops between bases
and emitters of the transistors are ignored. The four
resistors 23a, 23b, 23c and 23d have the same resistance R.
Base potentials of the transistors 27a, 27b, 27c and 27d

are referred to as Va, Vb, Vc and Vd, respectively.

In response to the input and select signals, the transistors of the four transistor pairs function as a differential ECL circuit. Table I shows the relationship between the input signal voltages, the base potentials of the transistor pairs and the output voltage for both negative and positive select signal voltages.

Under the negative select signal voltage Vss, when both first and second input signal voltages Vsa and Vsb are negative, the current Io flows in each of the transistors

11b, 11c, 11f and 11h. Since the base-emitters of the transistors 27c and 27d are reverse-biased, they are non-conductive. Output potentials V(Y) and V(Yb) at the output

6

lines 31a and 31b are nearly equal to the base potentials
Vb and Va, respectively, so that the output signal voltage,
V(Y)-V(Yb), is negative (or logic "0"). Likewise, when the
first and second input signal voltages Vsa and Vsb are
negative and positive, respectively, the transistors 11b,
11c, 11f and 11g are conductive. When the first and second
input signal voltages Vsa and Vsb are positive and
negative, respectively, the transistors 11a, 11c, 11f and
11h are conductive. When both first and second input
signal voltages Vsa and Vsb are positive, the transistors
11a, 11c, 11f and 11g are conductive.

¢

Under the positive select signal voltage Vss, when both first and second input signal voltages Vsa and Vsb are negative, the current Io flows in each of the transistors

15 11b, 11d, 11e and 11h. When the first and second input signal voltages Vsa and Vsb are negative and positive, respectively, the transistors 11b, 11d, 11e and 11g are conductive. When the first and second input signal voltages Vsa and Vsb are positive and negative,

20 respectively, the transistors 11a, 11d, 11e and 11h are conductive. When both first and second input signal voltages Vsa and Vsb are positive, the transistors 11a, 11d, 11e and 11g are conductive.

As a result, the logic output signals which
correspond to the first or second input signals selected by
the select signal, are provided from the output lines 31a
and 31b.

## 2. XOR CIRCUIT

Second, an embodiment XOR circuit according to the present invention is described.

## I. Structure of the XOR circuit

As shown in Figure 2, the collectors of the

transistors 11c and 11d are connected to the collectors of
the transistors 11b and 11a, respectively. The collectors
of the transistors 11e and 11f are connected to the

PCT/CA92/00494 WO 93/17500

7

collectors of the transistors 11h and 11g, respectively. The input lines 25a and 25g, or the bases of the transistors 11a and 11g, are connected to each other. input lines 25b and 25h, or the bases of the transistors 5 11b and 11h, are connected to each other. The input lines 25c and 25f, or the bases of the transistors 11c and 11f, are connected to each other. The input lines 25d and 25e, or the bases of the transistors 11d and 11e, are connected to each other. The output lines 31a and 31b are connected 10 to the emitters of transistors 27c, 27d and 27a, 27b, respectively. The other connections are the same as those of the circuit shown in Figure 1.

## II. Operation of the XOR circuit

15

In the XOR circuit shown in Figure 2, compared to the multiplexer shown in Figure 1, the non-inverted and inverted phase components B and Bb of the second differential input signal, instead of the non-inverted and inverted phase components S and Sb of the differential select signal, are fed to the bases of the transistors 11d, 11e and 11c, 11f, respectively. The non-inverted and inverted phase components A and Ab of the first differential input signal, instead of the non-inverted and inverted B and Bb of the second differential input signal, 25 are fed to the bases of the transistors 11g and 11h, respectively.

In response to the differential input signals, the transistors of the four transistor pairs function as a logic circuit. Table II shows the relationship between the 30 input signal voltages, the base potentials of the transistor pairs and the output voltage.

When both first and second input signal voltages Vsa and Vsb are negative, the current Io flows in each of the transistors 11b, 11c, 11f and 11h. Similarly, when the first and second input signal voltages Vsa and Vsb are negative and positive, respectively, the transistors 11b, 11d, 11e and 11h are conductive. When the first and second

input signal voltages Vsa and Vsb are positive and negative, respectively, the transistors 11a, 11c, 11f and 11g are conductive. When both first and second input signal voltages Vsa and Vsb are positive, the transistors 11a, 11d, 11e and 11g are conductive.

As a result, the output signals from the output lines 31a and 31b are of the XOR logic on the basis of the first and second input signals.

### 10 3. OR CIRCUIT

Third, an embodiment OR circuit according to the present invention is described.

#### I. Structure of the OR circuit

As shown in Figure 3, the OR circuit has a similar circuit structure as the multiplexer shown in Figure 1.

The transistors 11e and 11f and their related circuits and connections are deleted. The input lines 25c and 25g, or the bases of the transistors 11c and 11g, are connected to each other. The input lines 25d and 25h, or the bases of the transistors 11d and 11h, are connected to each other. The output lines 31a and 31b are connected to the emitters of transistors 27b, 27c and 27a, 27d, respectively.

#### 25 <u>II. Operation of the OR circuit</u>

In the OR circuit shown in Figure 3, compared to the multiplexer shown in Figure 1, the non-inverted and inverted phase components B and Bb of the second differential input signal, instead of the non-inverted and inverted phase components S and Sb of the differential select signal, are fed to the bases of the transistors 11d, 11h and 11c, 11g, respectively. Table III shows the relationship between the input signal voltages, the base potentials of the transistor pairs and the output voltage.

When both first and second input signal voltages Vsa and Vsb are negative, the current Io flows in each of the transistors 11b, 11c, and 11g. Similarly, when the

first and second input signal voltages Vsa and Vsb are negative and positive, respectively, the transistors 11b, 11d, and 11h are conductive. When the first and second input signal voltages Vsa and Vsb are positive and 5 negative, respectively, the transistors 11a, 11c, and 11g are conductive. When both first and second input signal voltages Vsa and Vsb are positive, the transistors 11a, 11d and 11h are conductive.

As a result, the output signals from the output lines 31a and 31b are of the OR logic on the basis of the first and second input signals.

## 4. AND CIRCUIT

30

Fourth, an embodiment AND circuit according to the 15 present invention is described.

## I. Structure of the AND circuit

As shown in Figure 4, the AND circuit has a similar circuit structure as the multiplexer shown in 20 Figure 1. The transistors 11e and 11f and their related circuits and connections are deleted. The input lines 25c and 25g, or the bases of the transistors 11c and 11g, are connected to each other. The input lines 25d and 25h, or the bases of the transistors 11d and 11h, are connected to 25 each other. The output lines 31a and 31b are connected to the emitters of transistors 27a, 27d and 27b, 27c, respectively.

## II. Operation of the AND circuit

In the AND circuit shown in Figure 4, compared to the multiplexer shown in Figure 1, the non-inverted and inverted phase components B and Bb of the second differential input signal, instead of the non-inverted and inverted phase components S and Sb of the differential 35 select signal, are fed to the bases of the transistors 11c, 11g and 11d, 11h, respectively. To the bases of the transistors 11a and 11b, the inverted and non-inverted

10

phase components Ab and A, respectively, instead of the noninverted and inverted phase components A and Ab of the first differential input signal, are fed. Table IV shows the relationship between the input signal voltages, the 5 base potentials of the transistor pairs and the output voltage.

When both first and second input signal voltages Vsa and Vsb are negative, the current Io flows in each of the transistors 11a, 11d, and 11h. When the first and 10 second input signal voltages Vsa and Vsb are negative and positive, respectively, the transistors 11a, 11c, and 11g are conductive. When the first and second input signal voltages Vsa and Vsb are positive and negative, respectively, the transistors 11b, 11d, and 11h are conductive. When both first and second input signal voltages Vsa and Vsb are positive, the transistors 11b, 11c and 11g are conductive.

As a result, the output signals from the output lines 31a and 31b are of the AND logic on the basis of the first and second input signals. 20

## 5. OTHER CIRCUITS

15

30

The line 21 may be connected to the ground terminal (the reference potential terminal) and negative 25 voltages may be fed to the lines 15 and 17. The circuit's function is the same as described above.

By replacing all NPN transistors to PNP transistors and altering the high and low potentials, the same function circuits as those described above are provided.

Other logic NOR, NAND and NXOR circuits are formed where the output signals are inverted.

TABLE I (MULTIPLEXER)

	(q									
Output	V(Y)-V(Yb)	-RIO	-RTO	RIO	RTO	-RTO	KIO	-RIO	RIO	
tentials	V(Yb)	VCC	NCC	VCC-RIO	VCC-RIO	NCC	VCC-RIO	VCC	VCC-RIO	
Output Potentials	V(Y)	VCC-RIO	VCC-RIO	VCC	NCC	VCC-RIO	VCC	VCC-RIO	VCC	
	ρΛ	VCC-2RIO	VCC-RIO	VCC-2RIO	VCC-RIO	VCC-RIO	NCC	VCC-RIO	NCC	
ntials	VC	VCC-RIO	VCC-2RIO	VCC-RIO	VCC-2RIO	VCC	VCC-RIO	VCC	VCC-RIO	
Base Potentials	Λb	VCC-RIO	VCC-RIO	NCC	NCC	VCC-2RIO	VCC-2RIO	VCC-RIO	VCC-RIO	
	Va	ACC	ACC	VCC-RIO	VCC-RIO	VCC-RIO	VCC-RIO	VCC-2RIO	VCC-2RIO	
Select	Vss	ı	1	t	ı	+	+	+	+	
Signals 2nd	Vsb	ı	+	1	+	•	+	1	+	
Input 1st	1	1	ı	+	+	1	,	<u> </u>	+	

TABLE II (XOR)

		<del>7</del>
Output Voltage	V(Y)-V(Yb)	-RIO RIO RIO -RIO
Output Potentials	V(Yb)	VCC VCC-RIO VCC-RIO
Output Po	V(Y)	VCC-RIO VCC VCC VCC-RIO
	ρΛ	VCC-RIO VCC-2RIO VCC
ntials	VC	VCC-RIO VCC VCC-2RIO VCC-RIO
Base Potentials	Vb	VCC-2RIO VCC-RIO VCC-RIO VCC
	Va	VCC VCC-RIO VCC-RIO VCC-2RIO
Input Signals 1st 2nd	Vsb	; + ; +
Input 1st	Vsa	!   + +

TABLE III (OR)

Output Potentials Output Voltage	$Vd \qquad V(Y) \qquad V(Yb) \qquad V(Y) - V(Yb)$		VCC VC-RIO	VCC VCC-RIO	CC-RIO VCC VCC·RIO RIO
Outpu				VCC-RIO VCC	
entials	۸c			VCC-RIO	
Base Potentials	Vb	VCC-RIO	VCC-RIO	NCC	NCC
	Va	NCC	VCC-RIO	VCC-RIO	VCC-2RIO
Input Signals	Vsb	ı	+	ı	+
Input	Vsa	t	t	+	+

TABLE IV (AND)

nduI	t Signals		Base Potentials	entials		Output Po	Output Potentials	Output Voltage
1st Vsa	1st 2nd Vsa Vsb	Va	Vb	VC	ρΛ	( X ) A	(4x) v	$(qx) \wedge - (x) \wedge$
ı	1	VCC-2RIO	VCC	VCC	VCC-RIO	VCC-RIO	VCC	-RIO
	-	VCC-RIO	VCC	VCC-RTO	VCC-RIO	VCC RIO	VC:C	RIO
· _	,	VCC-RIO	VCC-RIO	NCC	VCC-RIO	VCC-RIO	NCC	-RIO
+	+	NCC	VCC-RIO	VCC-RIO	VCC-RIO	VCC	VCC · RIO	RIO

# SUBSTITUTE SHEET

13

#### WHAT IS CLAIMED IS:

10

15

35

1. A differential ECL circuit comprising:

a plurality of transistor pairs, each comprising
first and second transistors whose emitters are connected
to each other;

a plurality of constant current sources, each being connected between the connected emitters of each transistor pair and a first potential terminal;

four load resistors connected between the first and second transistors' collectors of two transistor pairs and a second potential terminal;

an emitter follower circuit comprising four emitter follower transistors and two emitter resistors; and means for providing a plurality of differential input signals to the transistor pairs,

in which:

the first and second transistors' collectors of each of the transistor pairs to which the four load resistors are connected, are connected to the counterparts of the other transistor pairs;

the bases of the four emitter follower transistors are connected to the first and second transistors' collectors of the transistor pairs to which the four load resistors are connected:

the emitters of the two emitter follower transistors are connected to the first potential terminal through the one emitter resistor; and

the emitters of the other two emitter follower transistors are connected to the first potential terminal through the other emitter resistor,

so that a differential output signal is provided across the emitter resistors, depending upon logic states of the differential input signals.

2. A differential ECL circuit according to claim 1, wherein:

30

the transistor pairs are first, second and third ones;

the first and second transistors' collectors of the second transistor pair are connected to the second transistor's collector of the third transistor pair and to the first transistor's collector of the first transistor pair, respectively;

the four load resistors are connected between the first and second transistors' collectors of the first and third transistor pairs and the second potential terminal;

the four emitter follower transistors are first, second, third and fourth ones;

the two emitter resistors are first and second ones;

the emitters of the first and fourth emitter follower transistors are connected to the first potential terminal through the second emitter resistor;

the emitters of the second and third emitter follower transistors are connected to the first potential terminal through the first emitter resistor;

the differential input signals are first and second ones;

the first differential input signal is provided between the bases of the first and second transistors of the first transistor pair; and

the second differential input signal is provided between the bases of the second and first transistors of the second transistor pair and between the bases of the second and first transistors of the third transistor pair,

so that a differential output signal of an OR or NOR logic based on the first and second differential input signals is provided across the emitter resistors.

3. A differential ECL circuit according to claim 35 1, wherein:

the transistor pairs are first, second and third ones;

15

the first and second transistors' collectors of the second transistor pair are connected to the second transistor's collector of the third transistor pair and to the first transistor's collector of the first transistor 5 pair, respectively;

the four load resistors are connected between the first and second transistors' collectors of the first and third transistor pairs and the second potential terminal;

the four emitter follower transistors are first, second, third and fourth ones;

the two emitter resistors are first and second ones;

the emitters of the first and fourth emitter follower transistors are connected to the first potential terminal through the first emitter resistor;

the emitters of the second and third emitter follower transistors are connected to the first potential terminal through the second emitter resistor;

the differential input signals are first and 20 second ones;

the first differential input signal is provided between the bases of the second and first transistors of the first transistor pair; and

the second differential input signal is provided
between the bases of the first and second transistors of
the second transistor pair and between the bases of the
first and second transistors of the third transistor pair,

so that a differential output signal of an AND or NAND logic based on the first and second differential input signals is provided across the emitter resistors.

4. A differential ECL circuit according to claim 1, wherein:

the transistor pairs are first, second, third and fourth ones;

the first and second transistors' collectors of the second transistor pair are connected to the second

16

transistor's collector of the third transistor pair and to the first transistor's collector of the first transistor pair, respectively;

the first transistor's collector of the second transistor pair is connected to the second transistor's collector of the fourth transistor pair;

the second transistor's collector of the second transistor pair is connected to the first transistor's collector of the first transistor pair;

the first transistor's collector of the third transistor pair is connected to the second transistor's collector of the first transistor pair;

10

the second transistor's collector of the third transistor pair is connected to the first transistor's collector of the fourth transistor pair;

the four load resistors are connected between the first and second transistors' collectors of the first and third transistor pairs and the second potential terminal;

the four emitter follower transistors are first, second, third and fourth ones;

the two emitter resistors are first and second ones;

the emitters of the first and third emitter follower transistors are connected to the first potential terminal through the second emitter resistor;

the emitters of the second and fourth emitter follower transistors are connected to the first potential terminal through the first emitter resistor;

the differential input signals are first, second and third ones;

the first differential input signal is provided between the bases of the first and second transistors of the first transistor pair;

the second differential input signal is provided 35 between the bases of the first and second transistors of the second transistor pair; and

the third differential input signal is provided between the bases of the second and first transistors of the second transistor pair and between the bases of the first and second transistors of the third transistor pair,

so that the first or second differential input signal is selected depending upon the logic state of the third differential signal and is provided across the emitter resistors.

10 5. A differential ECL circuit according to claim 1, wherein:

the transistor pairs are first, second, third and fourth ones;

the first and second transistors' collectors of
the second transistor pair are connected to the second and
first transistors' collectors of the first transistor pair,
respectively;

the first and second transistors' collectors of the third transistor pair are connected to the second and 20 first transistors' collectors of the fourth transistor pair, respectively;

the four load resistors are connected between the first and second transistors' collectors of the first and fourth transistor pairs and the second potential terminal;

the four emitter follower transistors are first, second, third and fourth ones;

the two emitter resistors are first and second ones;

the emitters of the first and second emitter

follower transistors are connected to the first potential terminal through the second emitter resistor;

the emitters of the third and fourth emitter follower transistors are connected to the first potential terminal through the first emitter resistor;

the differential input signals are first and second ones;

18

the first differential input signal is provided between the bases of the first and second transistors of the first transistor pair and between the bases of the first and second transistors of the fourth transistor pair; and

the second differential input signal is provided between the bases of the second and first transistors of the second transistor pair and between the bases of the first and second transistors of the third transistor pair,

so that a differential output signal of an XOR non-XOR logic based on the first and second differential input signals is provided across the emitter resistors.

10

15

30

## 6. A differential ECL circuit comprising:

first, second, third and fourth transistor pairs, each comprising first and second transistors whose emitters are connected to each other;

four constant current sources, each being connected between the connected emitters of each transistor pair and a first potential terminal;

four load resistors connected between the first and second transistors' collectors of the first and fourth transistor pairs and a second potential terminal;

first, second, third and fourth emitter follower
transistors whose bases are connected to the first and
second transistors' collectors of the first and fourth
transistor pairs;

first and second emitter resistors, each being connected between the emitters of the two emitter follower transistors and the first potential terminal; and

means for providing a plurality of differential input signals to the transistor pairs,

in which the first and second transistors' collectors of the second and third transistor pairs being connected to the counterparts of the first and fourth transistor pairs,

whereby a differential output signal based on the differential input signals is provided across the emitter resistors.

7. A differential ECL circuit according to claim 6, wherein:

the first and second transistors' collectors of
the second transistor pair is connected to the second and
first transistors' collectors of the first transistor pair,
10 respectively;

the first and second transistors' collectors of the third transistor pair is connected to the second and first transistors' collectors of the fourth transistor pair, respectively;

the emitters of the first and second emitter follower transistors are connected to the first potential terminal through the first emitter resistor;

the emitters of the third and fourth emitter follower transistors are connected to the first potential terminal through the second emitter resistor;

the differential input signals are first and second ones;

the first differential input signal is provided between the bases of the first and second transistors of the first transistor pair and between the bases of the first and second transistors of the fourth transistor pair; and

the second differential input signal is provided between the bases of the second and first transistors of the second transistor pair and between the bases of the second and first transistors of the third transistor pair,

so that a differential output signal of an XOR or non-XOR logic based on the first and second differential input signals is provided across the emitter resistors.

1

35

8. A differential ECL circuit according to claim 6, wherein:

30

the first transistor's collector of the second transistor pair is connected to the second transistor's collector of the fourth transistor pair;

the second transistor's collector of the second transistor pair is connected to the first transistor's collector of the first transistor pair;

the first transistor's collector of the third transistor pair is connected to the second transistor's collector of the first transistor pair;

the second transistor's collector of the third transistor pair is connected to the first transistor's collector of the fourth transistor pair;

the emitters of the first and third emitter follower transistors are connected to the first potential terminal through the second emitter resistor;

the emitters of the second and fourth emitter follower transistors are connected to the first potential terminal through the first emitter resistor;


 $$\operatorname{the}$$  differential input signals are first, second 20 and third ones;

the first differential input signal is provided between the bases of the first and second transistors of the first transistor pair;

the second differential input signal is provided 25 between the bases of the first and second transistors of the fourth transistor pair; and

the third differential input signal is provided between the bases of the second and first transistors of the second transistor pair and between the bases of the first and second transistors of the third transistor pair,

so that the first or second differential input signal is selected depending upon the logic state of the third differential signal and is provided across the emitter resistors.







FIG. 2



SUBSTITUTE SHEET




FIG. 4

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/CA 92/00494

According to Internation Int. C1.5	nal Patent Classification (IPC) or to both Nation H 03 K 19/086 H	al Classific	ation and IPC 19/21 H 03 K 17	7/62
I. FIELDS SEARCHED	)			
	Minimum Do	cumentatio	n Searched <sup>7</sup>	
Classification System		Classi	fication Symbols	
Int.C1.5	H 03 K			
	Documentation Searched of to the Extent that such Documentation	other than i ents are In	Minimum Documentation cluded in the Fields Searched <sup>8</sup>	
III. DOCUMENTS CO	NSIDERED TO BE RELEVANT <sup>9</sup>			
Category ° Cit:	ation of Document, 11 with indication, where app	oropriate, o	f the relevant passages <sup>12</sup>	Relevant to Claim No. <sup>13</sup>
X E Y s	EP,A,0312731 (IBM) 26 Apr see column 2, line 11 - co	il 198 olumn	39 4, line 25	1 2,5-8 3,4
	JS,A,4686674 (LAM) 11 Aug see column 2, line 66 - co figures 1,2	just 1 olumn	987 3, line 30;	2
	IBM TECHNICAL DISCLOSURE EFebruary 1967, NEW YORK USEVANS 'exclusive-or complessee the whole document	S page ement	s 1210 - 1211	5-8
"A" document deficonsidered to "E" earlier document filing date "I" document which is cited citation or oth "O" document refoother means "P" document publater than the		7	later document published after the inte or priority date and not in conflict wit cited to understand the principle or th invention  document of particular relevance; the cannot be considered novel or cannot involve an inventive step  document of particular relevance; the cannot be considered to involve an involve and in the art.  document member of the same patent	h the application but eory underlying the claimed invention he considered to claimed invention ventive step when the re other such docusto a person skilled family
Date of the Actual Co	mpletion of the International Search			
	29-01-1993		1!	6. 02. 93 
International Searchin	g Authority		Signature of Authorized Officer	
1	EUROPEAN PATENT OFFICE		FEUER F.S.	

International Application No Page 2 PCT/CA 92/00494

III. DOCUMEN	TS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET)	
Category °	Citation of Document, with indication, where appropriate, of the relevant passages	Relevant to Claim No.
A	DE,A,1906757 (CONTROL DATA) 11 December 1969	5-8
	see the whole document	

Form PCT/ISA/210 (extra sheet) (January 1985)

## ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO.

CA 9200494

SA 66151

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 10/02/93

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date		Patent family member(s)		
EP-A- 0312731	26-04-89	US-A- JP-A-	4833421 1122205	23-05-89 15-05-89	
US-A- 4686674	11-08-87	None			
DE-A- 1906757	11-12-69	FR-A- NL-A- US-A-	1601911 6900536 3535546	21-09-70 14-08-69 20-10-70	