




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : H05K 1/18, 9/00, H01B 11/06	A1	(11) International Publication Number: WO 94/18812 (43) International Publication Date: 18 August 1994 (18.08.94)
(21) International Application Number: PCT/US94/00980 (22) International Filing Date: 1 February 1994 (01.02.94) (30) Priority Data: 08/012,547 2 February 1993 (02.02.93) US 08/109,160 19 August 1993 (19.08.93) US (71) Applicant: AST RESEARCH, INC. [US/US]; 16215 Alton Parkway, P.O. Box 57005, Irvine, CA 92619-7005 (US). (72) Inventor: SUSKI, Edward, D.; 22901 Hazelwood, Lake Forest, CA 92630 (US). (74) Agents: SIMPSON, Andrew, H. et al.; Knobbe, Martens, Olson & Bear, 620 Newport Center Drive, Suite 1600, Newport Beach, CA 92660 (US).	(81) Designated States: AU, CA, CN, JP, KR, KZ, RU, UZ, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>	

(54) Title: A CIRCUIT BOARD ARRANGEMENT INCLUDING SHIELDING GRIDS, AND CONSTRUCTING THEREOF

(57) Abstract

A shielded flexible cable includes a first shielding grid having conductive elements formed as squares. A second shielding grid is also formed as squares. The two shielding grids are positioned with respect to each other so that the vertices of the squares of the two grids are respectively offset from each other in each of two directions by one-half the diagonal distance between the vertices of the squares. Electrical signal conductors are positioned between the two grids along lines extending between the vertices of the squares to maintain a controlled impedance of the signal lines. A circuit board includes a reference plane configured as a grid having conductive elements formed as squares. Electrical signal conductors are positioned in a plane adjacent said grid. The decreased percent copper used to construct the grid increases the characteristic impedance of the signal conductors without increasing the thickness of the circuit board, without decreasing the width or thickness of the conductors and without using nonhomogeneous or nonstandard dielectrics. The circuit board provides the use of an increased range of impedance in signal conductors that permits the transfer of signals without degradation of the signal quality or loss of signal density, while providing an acceptable shielding capability.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

A CIRCUIT BOARD ARRANGEMENT INCLUDING SHIELDING GRIDS,
AND CONSTRUCTING THEREOF

Background of the Invention

Field of Invention

5 The present invention relates generally to flexible cable and printed circuit board transmission lines, and, more particularly, to an apparatus and method for increasing the range of impedances for flexible cable and printed circuit board transmission lines.

10 Description of the Prior Art

 The present invention relates to the controlling of impedance of data transmission lines in flat flexible cables and in printed circuit boards which have multiple conductors proximate to a ground reference plane.

15 Microstrips and striplines are extensively used to interconnect high-speed logic circuits in digital computers because they can be fabricated by automated techniques and can provide the required impedance-controlled signal paths. However, microstrip construction permits significant levels of
20 extraneous electromagnetic radiation. Stripline construction can be utilized to greatly reduce unwanted electromagnetic radiation. However, the addition of a second reference or ground layer results in increased capacitive coupling between the signal conductor and the reference planes, thus greatly
25 reducing the impedance of the signal conductor. In order to maintain the desired impedance, the distance between reference layers and the signal conductor in traditional stripline construction must be greater than in microstrip construction. This increased thickness significantly reduces the cables'
30 ability to withstand multiple flexures, or, when used in a printed circuit board, increases the overall thickness of the printed circuit board.

 Typically, conductors are formed in planes in a flexible cable or a printed circuit board. Ground planes or other
35 reference voltage planes are positioned in planes parallel to

the conductor planes to control the impedance of the conductors and to block the transmission of electromagnetic radiation from conductors carrying high frequency signals, such as clock signals and high speed data signals found in digital computers. In printed circuit boards, and the like, solid ground planes are generally used. However, solid ground planes are inflexible unless made very thin, and thus cannot be readily used to protect signal lines in cables that are intended to be frequently flexed, for instance, in the signal lines between the base and the movable display screen of a notebook computer. Furthermore, because of the large capacitance of a solid ground plane formed close to a signal line, the impedance of the signal lines may be lower than desired. On the other hand, if the ground plane is spaced further apart from the conductors to reduce the capacitance and thereby increase the impedance, a flexible cable becomes thicker and thus less flexible and more likely to break with repeated flexing. Similarly, a printed circuit board becomes thicker and thus more heavy and more costly to build.

Reference planes having conductive elements formed in a grid have been utilized in microstrip designs to increase the impedance and to provide flexibility. However, because the grid is not continuous like a solid reference plane, it has been found to be quite difficult to control the impedance of signal lines protected by a gridded reference plane because of the uncontrolled orientation of the signal lines with respect to the shielding grid. It is thus a goal of the present invention to provide a flexible cable and a circuit board that provides effective shielding and having a controllable characteristic impedance.

One of the particular difficulties in controlling the impedance characteristics of flexible cables and circuit boards utilizing cross-hatched reference planes, especially cables of stripline construction, has been in the structure of turns in the cable. Generally, when the orientation of a signal line needs to be changed, by, for example, 90 degrees or the like, the turn is not incorporated into the signal line

with a single 90-degree turn. Rather, the change in orientation is generally accomplished by a arcuate turn (i.e., a curve) such that the orientation of the signal line varies continuously from its original orientation to the new orientation. It is likely that at various points in the turn, the signal line will be aligned with the conductors of the upper or lower grid or with both grids. Such alignment causes a significant reduction in impedance at such points and thus causes a substantial impedance discontinuity. Thus, another goal of the present invention is to provide a means of reorienting signal lines which minimizes impedance discontinuities.

Traditionally, the impedance of microstrip and stripline construction was determined by the signal conductor width, the separation of the conductor from the reference plane(s), the dielectric(s) that surround the conductor and, to a lesser degree, the thickness of the conductor.

However, such traditional methods of determining impedances in striplines and microstrips impose too many constraints on the designer. For example, in certain applications, such as the interconnection of peripheral components in the latest desktop and server systems, very high impedances on printed circuit boards are required. One way of obtaining such high impedances using existing technology is to increase the separation between the signal conductor and the reference plane. However, this would require the use of expensive printed circuit boards of nonstandard thicknesses. Such nonstandard printed circuit boards are not only expensive to implement, but also undesirable in many applications due to their bulk. It is thus a goal of the present invention to provide a circuit board which provides high impedance without increasing the thickness of the circuit board.

Alternatively, the microstrip designer may choose to increase signal conductor impedance by increasing the conductor's separation from the reference plane and reducing the conductor's width. There are, however, two limitations which restrict the designer in the implementation of the

latter procedure. First, the minimum width of signal conductors is limited by present technology to approximately 4 mils. Secondly, the cost of fabricating a circuit board increases significantly when conductor widths fall below 6 mils.

Despite these restrictions, if "ordinary" board impedances of 50 to 65 Ω are also required on the same plane as the high impedance layers, it will be necessary to adjust the line widths of the conductors. Furthermore, conductors of "ordinary" impedance that are routed from other layers onto the high impedance layer would need to have their widths adjusted from layer to layer to maintain matched impedance along their entire length. Such matching, as a result of the increased line width, would result in a serious reduction in signal density on the high impedance layers. For instance, in matching high impedance layers of 90 Ω to ordinary board impedances of 50 to 65 Ω , signal density on the high impedance layers would decrease by a factor of approximately 2.7.

The conventional solution to this problem was to increase the signal layers. However, increasing the number of layers from 6 to 8 on, for example, a pre-existing mother board, would increase the cost of the printed circuit board by approximately \$20.00 per board. It is thus another goal of the present invention to provide a circuit board with areas of increased impedance without increasing conductor separation from the reference plane or resorting to the use of expensive conductors and/or conductors that are too narrow to manufacture under current technology. It is also a goal of the present invention to provide such a circuit board while preventing a reduction in signal density and eliminating the need to add additional layers to the circuit board.

Another disadvantage associated with traditional microstrip construction is the generation of both forward and reverse crosstalk, which can seriously impair signal quality. Crosstalk is the effect of coupling the signal of one channel into another. Crosstalk may arise from a number of sources, one of which is the unbalance of cable parameters, in

particular, the capacitance and inductance between conductors. Due to this unbalance, net coupling of the signal of one conductor into another can result. Such unbalance is generally aggravated when a conductor is exposed to nonhomogeneous media, as is the case with traditional microstrip construction. It is thus another goal of the present invention to provide a circuit board that exhibits reduced crosstalk while providing increased impedance.

In addition to the above limitations, surface conductors in traditional microstrip construction radiate high levels of electromagnetic radiation which interfere with the functioning of surrounding electronics. Conversely, extraneous radiation may also affect the operation of surface conductors. In traditional microstrip construction, it was not possible to provide adequate shielding because the surface of the conductor was free to radiate into the cavity of the system enclosing the circuit board. Containment of such radiation required that the conductor be constructed using stripline construction. However, high impedance conductors of stripline construction require that the separation between reference planes and conductors be increased drastically to reach the desired high impedance. Such an increase in thickness, would, however, be undesirable in applications where thin circuit boards or standard thickness circuit boards are required. It is thus another goal of the present invention to provide a circuit board that provides effective shielding while providing increased impedance.

Accordingly, there is a need in the art to provide a flexible cable having flexible reference planes, capable of thousands of flexures in a stripline design, and achieving a desired impedance that permits transfer of the signals without degradation to the signal quality while providing an acceptable shielding capability.

There is also a need in the art to provide a circuit board with increased impedance without increasing circuit board thickness, conductor width, conductor thickness or using either nonhomogeneous or nonstandard dielectric material, and

achieving the desired increased impedance that permits the transfer of signals without degradation of the signal quality or loss of signal density, while providing an acceptable shielding capability.

5

Summary of the Invention

One aspect of the present invention is a circuit board that comprises a first shielding grid having a first predetermined configuration comprising conductive elements interconnected in a geometric pattern. The circuit board
10 further comprises a second shielding grid having a second predetermined configuration substantially identical to the first predetermined configuration. The second grid is aligned at a predetermined offset from the first grid. A conducting element is positioned between the first and second grids so
15 that the conductor is positioned at a predetermined location with respect to the first and second grids. In preferred embodiments, the geometric pattern is a square.

A second aspect of the present invention is a method of constructing a flexible circuit board having shielded
20 electrical signal conductors. The method comprises the steps of positioning a first shielding grid with a first predetermined configuration on one side of the signal conductors in a first plane. The configuration comprises a plurality of intersections of conductive elements. The method
25 comprises the further step of positioning a second shielding grid with a second predetermined configuration substantially equal to the first predetermined configuration on an opposite side of the signal conductors in a second plane parallel to the first plane. The second grid is aligned with respect to
30 the first grid so that intersections of conductive elements of the second grid have a predetermined offset from intersections of conductive elements of the second grid. The method comprises the further step of orienting the signal conductors along lines parallel to lines connecting the intersections of
35 conductive elements of the grids.

A still further aspect of the present invention is a circuit board that comprises a first shielding grid with a first predetermined configuration defined in a first plane and a second shielding grid with a second predetermined configuration defined in a second plane. The second shielding grid is positioned with respect to the first shielding grid along a predetermined offset. The second circuit board further comprises a conducting element positioned between the first and second grids so that the conductor is positioned at a predetermined location with respect to the first and second grids.

Another aspect of the present invention is a method of constructing a circuit board, comprising the steps of positioning a first shielding grid with a first predetermined configuration in a first plane, positioning a second shielding grid with a second predetermined configuration in a second plane parallel to the first plane, and offsetting the second shielding grid from the first shielding grid in a predetermined direction in the second plane. The method comprises the further step of positioning a conducting element between the first and second grids so that the conductor is positioned at a predetermined location with respect to the first and second grids.

Another aspect of the present invention is a shielded flexible cable comprising a first shielding grid comprising a first plurality of conductive elements oriented in a first direction and a second plurality of conductive elements oriented in a second direction perpendicular to the first direction so that the first plurality of conductive elements and the second plurality of conductive elements form a plurality of squares. The squares have vertices corresponding to the intersections of the first and second pluralities of conductive elements. The vertices have a diagonal distance therebetween along diagonal directions at 45 degrees to the first and second directions. The flexible cable has a second shielding grid structurally identical to the first shielding grid. The second shielding grid is positioned substantially

parallel to the first shielding grid so that the intersections of the conductive elements of the first shielding grid are spaced apart from the intersections of the second shielding grid in the diagonal directions by a distance substantially equal to one-half the diagonal distance. A plurality of signal conductors are positioned between the shielding grids and oriented in a direction substantially parallel to one of the diagonal directions. Preferably, the signal conductors are oriented to pass proximate to the vertices of the squares.

A further aspect of the present invention is an improved circuit board that comprises a single shielding grid having a predetermined configuration of conductive elements interconnected in a geometric pattern, and a conducting element positioned adjacent to the grid so that the conducting element is positioned at a predetermined location with respect to the grid. Preferably, the circuit board further comprises a second conducting element adjacent to the grid in a direction opposite the first conducting element, wherein said second conducting element is positioned at a second predetermined location with respect to the first conducting element.

Another aspect of the present invention is a circuit board comprising a shielding grid having a predetermined configuration comprising conductive elements interconnected in a geometric pattern, a first conducting element positioned above the grid at a first predetermined location with respect to the grid, and a second conducting element positioned below the grid at a second predetermined location with respect to the first conducting element.

Another aspect of the present invention is a method of increasing the impedance on a circuit board having electrical signal conductors. The method comprises the step of positioning a single shielding grid with a predetermined configuration adjacent to the signal conductors. The configuration comprises a plurality of intersections of conductive elements. The method further comprises the step of orienting the signal conductors along lines parallel to lines

connecting the intersections of the conductive elements of the grid.

Another aspect of the present invention is a circuit board that comprises a shielding grid with a predetermined configuration defined in a first plane, a first conducting element positioned above the grid so that the first conducting element is positioned at a first predetermined location with respect to the grid and a second conducting element positioned below said grid so that said second conducting element is positioned at a second predetermined location with respect to the first conducting element.

Another aspect of the present invention is a method of constructing a circuit board. The method comprises the steps of positioning a single shielding grid with a first predetermined configuration in a first plane, and positioning a conducting element in a second plane adjacent to the grid so that the conducting element is positioned at a predetermined location with respect to the grid.

Another aspect of the present invention is a circuit board that comprises a grid having a first plurality of conductive elements oriented in a first direction and a second plurality of conductive elements oriented in a second direction perpendicular to the first direction so that the first plurality of conductive elements and the second plurality of conductive elements form a plurality of squares, the squares having vertices corresponding to the intersections of the first and second pluralities of conductive elements. The vertices have a diagonal distance therebetween along diagonal directions at 45 degrees to the first and second directions. The circuit board further comprises a first plurality of signal conductors positioned adjacent the grid and oriented in a direction substantially parallel to one of the diagonal directions. A second plurality of signal conductors are positioned adjacent the grid, and oriented in a direction away from the first plurality of signal conductors, and in a direction substantially perpendicular to the first plurality of signal conductors.

Brief Description of Drawings

Figure 1 depicts a plan view of a shielded flexible cable in accordance with the present invention.

5 Figure 2 depicts an enlarged view of a section 2-2 in Figure 1.

Figure 3 depicts a cross-sectional elevational view of the present invention taken along the lines 3-3 in Figure 2.

10 Figure 4 depicts an enlarged plan view of a section 4-4 in Figure 1 showing a method of making a 90-degree turn in a signal conductor.

Figure 5 depicts a plan view of a preferred embodiment of circuit board transmission lines in accordance with the present invention.

15 Figure 6 depicts an enlarged plan view of a section 6-6 in Figure 5.

Figure 7 depicts a cross sectional elevational view of the enlarged plan view of the present invention taken along lines 7-7 in Figure 6.

20 Figure 8 depicts a cross sectional elevational view of one implementation of the circuit board of the present invention.

25 Figure 9 depicts an enlarged plan view of a section 9-9 of the circuit board transmission lines of Figure 5 illustrating a preferred method of executing a 90 degree turn in a signal conductor.

Figure 10 depicts a cross sectional elevational view of one embodiment of the circuit board of the present invention taken along lines 10-10 of Figure 9.

Detailed Description of the Preferred Embodiment

30 Figure 1 depicts a plan view of a shielded flexible cable 10 in accordance with the present invention. The cable 10 may be used to electrically connect the base and the movable display screen of a notebook computer.

As illustrated in Figure 2, the circuit board 10 of the present invention comprises an upper shielding grid 20 comprising a set of electrically conductive elements, a lower shielding grid 40 comprising a like set of electrically conductive elements, and a plurality of signal conductors 60, 62, 64, all of which are aligned in predetermined locations with respect to one another as will be described below.

As illustrated in Figure 2, each of the shielding grids 20, 40 has a uniform pattern, which in the preferred embodiment, is selected to be a repeating pattern of squares formed by the electrically conductive elements 22, 24 and 42, 44, respectively, that form the grids 20, 40. As illustrated, in the preferred embodiment, the elements 22 of the upper grid 20 are perpendicular to the elements 24, and the elements 42 of the lower grid 40 are perpendicular to the elements 44. Preferably, the grids 20 and 40 are formed by printed circuit board etching techniques by removing copper or other conductive material from a printed circuit board blank such that the conductive material remaining after etching forms the conductive elements 22, 24, 42, 44.

In particular, for reasons set forth below, the squares are oriented at 45 degrees with respect to the principle orientation of the signal conductors 60, 62, 64 such that the electrically conductive elements appear as cross-hatching with respect to the signal conductors 60, 62, 64.

Each of the grid squares has four vertices formed by the intersection of two of the electrically conductive elements 22, 24 or 42, 44 of the respective grids 20, 40. The diagonal distance between two oppositely disposed vertices, for example, a pair of vertices 30 and 32 of the upper grid 20, forms the greatest open distance D between any two conductive elements. The distance D can be considered as the size of a slot in the shielding. As is well known in the art of shielding electrical signals, if the slot size D is the largest opening of the grid, and if the distance is less than one-half the wavelength of the highest signal frequency propagating in any of the signal conductors 60, 62, 64, then

the shielding grids 20, 40 form an effective barrier to the emission of electromagnetic energy from the signal conductors 60, 62, 64. It should be understood that an electrical clock signal having a frequency of 100 Mhz, for example, will have harmonics of many times that frequency. The harmonics of the highest signal frequency are considered when selecting the maximum allowable spacing for the electrically conductive elements of the shielding grids 20, 40. In the preferred embodiment, the distance D is selected to be less than 1/20 the size of the smallest expected wavelength of the signal traveling through the signal conductors 60, 62, 64.

As illustrated in Figure 3, the signal conductors 60, 62, 64 are located between the grids 20, 40 and are electrically insulated from the grids 20, 40 by an upper insulator 50 and a lower insulator 52. The upper surface of the upper grid 20 is laminated with an insulator 54. The bottom surface of the lower grid 40 is laminated with an insulator 56. The layers are sandwiched together and held in place by suitable adhesives known to the art. Preferably, the upper insulator 50 and the lower insulator 52 comprise an electrical insulator formed using a Z LINK® insulator from Sheldahl, Inc., of Northfield, Minnesota. The Z LINK insulator has the advantage that it is self-adhesive and that by suitable manufacturing techniques, electrical interconnections can be formed in the Z LINK insulator to interconnect the shielding grids, 20, 40 together and/or to selected signal conductors 60, 62, 64 to ground the selected conductors. Such selected grounding is not part of the present invention and is not illustrated herein.

In order to more fully understand the following description, it is helpful to establish an X, Y, Z coordinate system for the drawing figures. The X and Y axes lie in a horizontal plane as shown in Figure 2. Each of the upper grid 20 and the lower grid 40 are in planes parallel to the horizontal plane. Similarly, the signal conductors 60, 62, 64 lie in a plane between and parallel to the planes of the two grids 20, 40. The principal orientations of the signal

conductors 60, 62, 64 are parallel to the Y axis, as illustrated in Figure 2, or parallel to the X axis except when the orientation of the conductors are in transition between the principal orientations. The Z axis is perpendicular to the X and Y axes as shown in Figure 3.

As illustrated in Figure 2, the conductive elements of the upper grid 20 and the lower grid 40 are oriented so that the elements are oriented at 45 degrees to the X axis and the Y axis and so that the diagonals of the squares formed by the conductive elements are parallel to the X axis or parallel to the Y axis.

Referring to Figures 2 and 3, although the upper grid 20 and the lower grid 40 have substantially identical structure, the two grids are not positioned in alignment as would be expected. Rather, the upper grid 20 and the lower grid 40 are offset with respect to each other so that a vertex of a square in the upper grid 20 is offset from the nearest vertex of a square in the lower grid 40 by a distance of $D/2$ in both the X direction and the Y direction. Although the offset may be larger than or less than $D/2$, an offset of $D/2$ provides the maximum control of the impedance in the present invention. In particular, it can be seen that no conductive element of the upper grid 20 lies directly over, in the Z direction, any conductive element of the lower grid 40 for any significant distance. Rather, the conductive elements of the upper grid 20 cross the conductive elements of the lower grid 40 at right angles so that a minimal amount of capacitance is formed between the two grids 20, 40 at the intersections.

As further illustrated in Figure 2, the signal conductors 60, 62, 64 are preferably positioned so that the signal conductors 60, 62, 64 extend from vertex to vertex of the squares defined by the conductive elements of the upper and lower grids 20, 40. With the signal conductors 60, 62, 64 positioned in this manner, the signal conductors 60, 62, 64 pass beneath a vertex of the upper grid 20 and then pass over a vertex of the lower grid 40. Thus, the signal conductors 60, 62, 64 do not lie between the elements of the upper grid

20 and the lower grid 40 at any location. This maintains a minimal capacitance between the signal conductors 60, 62, 64 and ground at all locations. Furthermore, by positioning all the conductors in the same positions with respect to the conductive elements of the upper and lower grids 20, 40, the characteristic impedances of the electrical conductors 60, 62, 64 can be effectively matched with respect to each other.

The impedance of the signal conductors 60, 62, 64 is a function of resistance, conductance, capacitance and inductance as follows:

$$Z_0 = \sqrt{\frac{R + j\omega L}{G + j\omega C}} \quad (1)$$

where Z_0 is the characteristic impedance of the signal conductors, R is the resistance, G is the conductance, ω is the frequency in radians (i.e., $2\pi f$), j is $\sqrt{-1}$, L is the inductance and C is the capacitance of the signal conductors.

At high frequencies, the impedance is primarily determined by the capacitance and the inductance, and Equation (1) reduces to:

$$Z_0 = \sqrt{\frac{L}{C}} \quad (2)$$

Thus, by reducing the capacitance to the signal conductors 60, 62, 64, the impedance of the signal conductors can be maintained sufficiently high to match the characteristic impedance of other circuit paths in an electronics system, such as a notebook computer or the like. For example, it is often desirable to provide a characteristic impedance of 50 ohms, an impedance frequently used in high frequency clock circuits.

Where a plurality of signal conductors are positioned in close proximity, such as the signal conductors 60, 62, 64 in Figure 2, the conductors are preferably offset with respect to

each other by a distance d that is a multiple of one-half the diagonal distance D between the vertices of the squares formed by the conductive elements of the upper grid 20 and the lower grid 40. That is:

$$\text{Offset} = n\left(\frac{D}{2}\right) \quad (3)$$

5

where n is an integer. This same positional relationship between the signal conductors 60, 62, 64 is preferably maintained even if the signal conductors 60, 62, 64 are not positioned to cross the grids at the vertices of the squares. For example, if one conductor is positioned to pass a small distance from the vertices of the squares, the other conductors should pass the same distance from the vertices so that the impedances of the conductors are substantially equal.

10

To obtain a circuit board that is capable of thousands of flexures, the thickness of the flexible cable in the Z direction must be kept to a minimum. However, the grids must have a sufficient amount of metal to withstand repeated flexes, such as the opening and closing of the display of a notebook computer. In one preferred embodiment of the present invention, a flexible cable having an overall thickness of 0.0085 inches is formed with a spacing of 0.005 inches between the shielding grids 20, 40 and with the signal conductors 60, 62, and 64 positioned approximately in the middle between the two grids. With this thickness, it has been found that a grid having approximately 23% metal content (i.e., in each grid square, approximately 23% of the area is metal and approximately 77% of the area is open). This configuration provides an impedance of approximately 50 ohms.

15

20

25

For commercial purposes, it is desirable that the shielding provide an effectiveness of at least 20 decibels.

30

It can be shown that the shielding effectiveness can be expressed as:

$$S = 20 \log \left(\frac{\lambda}{2l} \right) \quad (4)$$

With a 23% metal area, a spacing D of approximately 0.060 inches provides a shielding effectiveness of approximately 29 dB, well within the 20 dB required for commercial purposes.

Occasionally, the signal conductors 60, 62, 64 have to be rerouted for a variety of reasons, for instance, to conform to design layouts or to make connections between ports that are not aligned along a line parallel to the Y axis. In such cases, the signal conductors 60, 62, 64 have to be reoriented to make such connections. As illustrated in Figure 4, such changes in direction may be accomplished while keeping the impedance discontinuities of the signal lines to a minimum.

To accomplish a ninety degree change in direction, a signal conductor 70 comprising a first section 72 is oriented along the vertices of the grids 20, 40 in a direction parallel to the Y axis. The first section 72 extends into a second section 74 which is oriented at 45 degrees with respect to the first section. The second section 74 then extends into a third section 76 which is oriented at 45 degrees with respect to the second section 74 and thus 90 degrees with respect to the first section 72. As illustrated, the first 45-degree turn in the signal conductor 70 occurs approximately halfway between a vertex of the upper grid 20 and a vertex of the lower grid 40. The second section 74 of the conductor 70 travels along a path parallel to but spaced apart from the conductive elements of both the upper grid 20 and the lower grid 40. The second 45-degree turn occurs substantially halfway between vertices of the upper and lower grids, 20, 40, and the third section 76 then propagates from vertex to vertex as before, but parallel to the X axis rather than the Y axis.

The invention discussed above and depicted in Figures 1-4 provides a flat cable or flexible circuit board having

flexible reference planes, capable of thousands of flexures in a stripline design, and achieving a desired impedance that permits transfer of the signals without degradation to the signal quality while providing an acceptable shielding capability. This design is based on a pair of symmetrical, shifted reference planes and centered stripline conductors. It is particularly useful in applications where a thin flexible circuit, of approximately 5 mils, is required.

However, there also exists a need in the art to provide a circuit board with increased impedance without resorting to one of the traditional methods which have side effects. For example, increasing the spacing between the signal line and the shield decreases the capacitance and thus increases the impedance; however, the increased spacing will likely increase the circuit board thickness, which is undesirable in many applications. The capacitive coupling between the signal lines and the shield may be decreased by decreasing the conductor width or the conductor thickness which also can increase the impedance. But again, such changes may be undesirable. In addition, the impedance may be varied by using either nonhomogeneous or nonstandard dielectric material. There is the additional need in the art to achieve this desired increased impedance that permits the transfer of signals without degradation of the signal quality or loss of signal density, while providing an acceptable shielding capability. Such goals can be met by the invention discussed in detail below.

Figure 5 depicts a plan view of a preferred embodiment of the printed circuit board 100 of the present invention, implemented as a high impedance bus 112. As depicted in Figure 5, the high impedance bus 112 may be implemented as one section of a printed circuit board. This permits interconnection between integrated circuits 114A, 114B, 114C along the bus 112 which have to be connected via high impedance conductors. A solid ground plane 116 surrounds the high impedance area 112 so that routing of "ordinary" impedance signals is possible. Alternatively, the high

impedance area 112 may be utilized in several sections or comprise an entire layer on the circuit board 100.

As illustrated in Figure 5, the circuit board 100 of the present invention comprises a first plurality of signal
5 conductors 120, 122, 124, a reference grid 130 comprising a set of electrically conductive elements, and a second plurality of signal conductors 140, 142, 144, all of which are aligned in predetermined locations with respect to one another as will be described below.

10 In an alternative embodiment of the present invention, the signal conductors 120, 122, 124 may be provided over the reference grid 130 without the presence of a second plurality of signal conductors below the grid 130. In yet another embodiment, the signal conductors 120, 122, 124 may be
15 provided below the reference grid 130 without the presence of a second plurality of signal conductors over the grid 130.

As illustrated in Figure 5, the reference grid 130 has a uniform pattern, which in the preferred embodiment, is selected to be a repeating pattern of squares formed by the
20 electrically conductive elements 132, 134 which form the grid 130. As illustrated, in the preferred embodiment, the elements 132 of the grid 130 are perpendicular to the elements 134. Preferably, the grid 130 is formed by printed circuit board etching techniques by removing copper or other
25 conductive material from a printed circuit board blank such that the conductive material remaining after etching forms the conductive elements 132, 134.

In particular, for reasons set forth below, the squares are oriented at 45 degrees with respect to the principle
30 orientation of the signal conductors 120, 122, 124 such that the electrically conductive elements appear as cross-hatching with respect to the signal conductors 120, 122, 124. Likewise, the squares are oriented at 45 degrees with respect to the principle orientation of the signal conductors 140,
35 142, 144. However, for reasons set forth below, the signal conductors 120, 122, 124 are oriented at 90 degrees with respect to the signal conductors 140, 142, 144.

Figure 6 is an enlarged view of a section 6-6 from Figure 5. Although only two signal conductors, namely conductor 120 and 140 are illustrated in Figure 6, it is understood that they are depicted for illustrative purposes only, and that the following description applies to the signal conductors 120, 122, 124, 140, 142, and 144. As shown in Figure 6, each of the grid squares has four vertices formed by the intersection of two of the electrically conductive elements 132, 134 of the grids 130. The diagonal distance between the two oppositely disposed vertices, for example, a pair of vertices 136 and 138 of the grid 130, forms the greatest open distance D between any two conductive elements. The distance D can be considered as the size of a slot in the reference grid 130. As is well known in the art of shielding electrical signals, if the slot size is the largest opening of the grid, and if the distance is less than one-half the wavelength of the highest signal frequency propagating in any of the signal conductors 120, 122, 124, 140, 142, 144, then the reference grid 130 forms an effective barrier to the emission of electromagnetic energy from the signal conductors 120, 122, 124, 140, 142, 144. It should be understood that an electrical clock signal having a frequency of 100 MHz, for example, will have harmonics of many times that frequency. The harmonics of the highest signal frequency are considered when selecting the maximum allowable spacing for the electrically conductive elements of the reference grid 130. In the preferred embodiment, the distance D is selected to be less than 1/20 the size of the smallest expected wavelength of the signal traveling through the signal conductors 120, 122, 124, 140, 142, 144.

As illustrated in Figure 7, the upper signal conductors 120, 122, 124 are located above the grid 130 and the lower signal conductors 140, 142, 144 are located below the grid 130. As discussed above, the following description applies to the signal conductors 120, 122, 124, 140, 142, and 144 even though only conductors 120 and 140 are illustrated. The upper signal conductor 120 is electrically insulated from the grid 130 by an upper insulator 152, and the lower signal conductor

140 is electrically insulated from the grid 130 by a lower insulator 154. The upper surface of the upper signal conductor 120 is laminated with an insulator 156. The bottom surface of the lower signal conductor 140 is laminated with an insulator 158. The layers are sandwiched together and held in place by suitable adhesives known to the art.

In order to more fully understand the following description, it is helpful to establish an X, Y, Z coordinate system for the drawing figures. The X and Y axes lie in a horizontal plane as shown in Figures 5 and 6. The grid 130 is in a plane parallel to the horizontal plane. Similarly, the signal conductors 120, 122, 124 lie in a plane above and parallel to the plane of the grid 130. The signal conductors 140, 142, 144 also lie in a plane below and parallel to the plane of the grid 130. The principal orientations of the signal conductors 120, 122, 124 are parallel to the X axis, as illustrated in Figures 5 and 6. The corresponding principal orientations of the signal conductors 140, 142, 144 are parallel to the Y axis, as illustrated in Figures 5 and 6. Alternatively, the signal conductors 120, 122, 124 may be oriented parallel to the Y axis, with the corresponding signal conductors 140, 142, 144 oriented parallel to the X axis. For discussion purposes, the former orientation is utilized. The Z axis is perpendicular to the X and Y axes as shown in Figure 7.

As illustrated in Figures 5 and 6, the conductive elements 132, 134 of the grid 130 are oriented so that the elements are oriented at 45 degrees to the X axis and the Y axis and so that the diagonals of the squares formed by the conductive elements 132, 134 are parallel to the X axis or parallel to the Y axis.

As further illustrated in Figure 5, the signal conductors 120, 122, 124 are preferably positioned so that the signal conductors 120, 122, 124 extend from vertex to vertex of the squares defined by the conductive elements of the grid 130 along and parallel to the X-axis. Similarly, the signal conductors 140, 142, 144 extend from vertex to vertex of the

squares defined by the conductive elements of the grid 130 along and parallel to the Y-axis. With the signal conductors 120, 122, 124 positioned in this manner, the signal conductors 120, 122, 124 pass over the vertices of the grid 130 parallel to the X axis and the signal conductors 140, 142, 144 pass below the vertices of the grid 130 parallel to the Y-axis. Thus, the signal conductors 120, 122, 124 and 140, 142, 144 do not lie between the elements of the grid 130 at any location. This maintains a minimal capacitance between the upper signal conductors 120, 122, 124 and ground and the lower signal conductors 140, 142, 144 and ground at all locations. Furthermore, by positioning all the conductors in the same positions with respect to the conductive elements of the grid 130, the characteristic impedances of the electrical conductors 120, 122, 124 can be effectively matched with respect to each other.

The impedance of low loss conductors such as the signal conductors 120, 122, 124, 140, 142, 144 is generally a function of resistance, conductance, capacitance and inductance as follows:

$$Z_0 = \sqrt{\frac{L}{C}} [1 + j(\frac{G}{2\omega C} - \frac{R}{2\omega L})] \quad (5)$$

where Z_0 is the characteristic impedance of the signal conductors, R is the resistance, G is the conductance, ω is the frequency in radians (i.e., $2\pi f$), j is $\sqrt{-1}$, L is the inductance and C is the capacitance of the signal conductors.

At high frequencies, the impedance is primarily determined by the capacitance and the inductance, and Equation (5) reduces to:

$$Z_0 = \sqrt{\frac{L}{C}} \quad (6)$$

By reducing the capacitive coupling of the conductor to the reference plane, the value of C in the denominator of

Equation (6) is reduced and the characteristic impedance is increased (i.e., the impedance is inversely proportional to the capacitance per unit length of the conductor). This has the apparent effect of moving the reference plane further away from the conductor which increases the characteristic impedance of the signal conductors.

Figure 8 illustrates a cross-sectional view of the present invention implemented within a six-layer circuit board 200. The top three layers 202 in Figure 8 comprise the upper signal conductor 120, reference grid 130 and lower signal conductor 140 of the present invention. The signal conductor 120 is located on the first layer 204; the reference grid 130 is located on the second layer 206; and the lower signal conductor 140 is located on the third layer 208. The lower three layers 210 represent the transmission lines and reference planes of a conventional microstrip design. The first layer 212 of these three lower layers 210 comprises a first signal conductor 214; the second layer 216 of the three lower layers 210 comprises a solid reference plane 218; and the third layer 220 comprises a second signal conductor 222. The layers 204, 206, 208, 212, 216 and 220 are electrically insulated from each other by insulators, sandwiched together and held in place by suitable adhesives known in the art.

The relationship between the characteristic impedance and the distance between the conductor and the reference plane for a conventional microstrip transmission line is illustrated by the formula:

$$Z_0 = \frac{119.9}{\sqrt{2(\epsilon_r + 1)}} \left[\ln \left\{ 4 \frac{h}{w} + \sqrt{16 \left(\frac{h}{w} \right)^2 + 2} \right\} - \frac{1}{2} \left(\frac{\epsilon_r - 1}{\epsilon_r + 1} \right) \left[\ln \frac{\pi}{2} + \frac{1}{\epsilon_r} \ln \frac{4}{\pi} \right] \right] \quad (7)$$

where:

- 30 h is the separation between the surface conductor and the reference plane;
- w is the width of the conductor; and

ϵ_r is the dielectric constant of the material between the conductor and the reference plane.

The relationship between the characteristic impedance and the separation between the conductor and the reference planes for a conventional centered stripline is governed by the formula:

$$Z_0 = \frac{\eta_0}{2.0\pi\sqrt{\epsilon_r}} \ln \left\{ 1.0 + \frac{4.0(b-t)}{\pi w'} \left[\frac{8.0(b-t)}{\pi w'} + \sqrt{\left(\frac{8.0(b-t)}{\pi w'} \right)^2 + 6.27} \right] \right\} \Omega \quad (8)$$

where:

$$w' = w + \frac{\Delta w}{t} t$$

$$\frac{\Delta w}{t} = \frac{1.0}{\pi} \ln \left[\frac{e}{\left(\frac{1}{2.0 \frac{(b-t)}{t+1}} \right)^2 + \left(\frac{1}{\frac{4\pi}{w} + 1.1} \right)^m} \right]$$

$$m = \frac{6.0}{3.0 + \frac{2.0t}{(b-t)}}$$

b is the separation between the conductor and solid reference plane;

t is the thickness of the conductor; and

η_0 is the intrinsic impedance of the conductor.

Equations (7) and (8) provide more accurate representations of the relationship between the characteristic impedance and the separation between the conductor and reference plane(s) for the microstrip and stripline designs, respectively.

Conventionally, the impedance of circuit board transmission lines was increased by actually increasing the

distance between the conductor and the reference plane. With reference to Figure 8, Equation (7) and Equation (8), this would mean increasing h for the microstrip layers and b for stripline layers. As a result, all of the conductors on those layers would increase in impedance accordingly. If "ordinary" board impedances of 50 to 65 Ω are also required on the same plane as the high impedance layers, it would be necessary to increase the width (w) of the conductors to maintain the predominant 50 and 65 Ω impedances of the other signals on the board.

Unfortunately, the needed line width (w) would have to increase from the desired 4 or 5 mils to 27.3 and 16.4 mils respectively to maintain these impedances. These line widths will not fit between fine pitch device pads and, therefore, would have to be routed around integrated circuit chips such as those illustrated in Figure 5. Furthermore, conductors of "ordinary" impedance that are routed from other layers onto the high impedance layer would need to have their widths adjusted from layer to layer to maintain matched impedance long their entire length. Even without the problems encountered with trying to route between fine pitch device pads, increasing h or b would result in approximately 2.7 times less signal density, since fewer signal lines can be implemented on the same layer. Additionally, the needed increase in b for a stripline conductor would result in a board thickness far exceeding the standard circuit board specification of 62 mils.

As discussed above, the present invention permits the construction of signal conductors, in selected areas, with a much wider range of impedances than in traditional design. This is done by the introduction of a new variable not considered in traditional microstrip and stripline designs, which has significant influence over the impedance of the conductor. This new variable is the percent copper used in the construction of the reference plane. Traditional references planes are solid. To increase the characteristic impedance conventionally, the separation between the signal

conductor and the reference plane must be physically increased.

The present invention permits the increase of impedance without physically increasing the separation between signal conductors and the reference plane. Thus, impedance can be increased without increasing circuit board thickness. In addition, the impedance of signal conductors may be varied over a wide range by changing the percent copper used in the construction of the reference plane. The present invention also effectively eliminates the problems associated with traditional microstrip and stripline designs, as discussed above.

While the present invention has the apparent effect of increasing the distance between the signal conductor and the reference plane, it has this effect only in the area it is applied and only to the two signal layers immediately adjacent to the reference plane, thus not changing the characteristics of the transmission lines in the rest of the circuit board. Thus, in Figure 8, the signal conductors 120 and 140 in layers 204 and 208, respectively, will exhibit high impedance by virtue of the grid 130 while the signal conductors 214 and 222 in layers 212 and 220 respectively, will not be affected by the existence of the grid 130 and will operate at normal impedance.

For instance, with design parameters of $x = 10$ mils, $b = 40.8$ mils, $h = 8$ mils and an 8-mils wide conductor, the impedance of the signal conductor 120 (a microstrip) is approximately 92 ohms when a grid comprising 17% copper is used. Using the same design parameters and a 6-mils wide conductor, the impedance of the signal conductor 140 (a stripline) is approximately 92 ohms.

In addition, the effect of using a cross-hatch reference plane in layer two with 17% copper would leave the impedance for the signal conductor 214 in layer 212 virtually unaffected, while the impedance of signal conductor 222 in layer 220 is completely unaffected.

A further advantage of the present invention is the virtual elimination of one source of crosstalk, namely forward crosstalk, from those signals routed under the grid 130. Crosstalk is the effect of coupling the signal of one channel
5 into another. Crosstalk may arise from a number of sources, one of which is the unbalance of cable parameters, in particular, the capacitance and inductance between conductors. Due to this unbalance, net coupling of the signal of one conductor into another can result.

10 Such unbalance is generally aggravated when a conductor is exposed to nonhomogeneous media, as is the case with traditional microstrip construction. This is because forward crosstalk is the result of the difference between odd and even trace velocities, as known in the art. In a homogeneous
15 medium, the odd and even trace velocities are equal and cancel each other out, resulting in the elimination of forward crosstalk. In nonhomogeneous media, these two velocities are unequal, resulting in a non-zero factor and giving rise to forward crosstalk. In traditional constructions which permit
20 high impedances, such as microstrip construction, conductors interface with at least three different dielectrics, typically FR-4, solder mask and air. This nonhomogeneous environment results in differing even and odd trace velocities which result in forward crosstalk.

25 In the present invention, signals can be routed in a quasi-stripline environment through the signal conductor 140 below the grid 130, particularly when it is necessary to run signals via conductors parallel to each other for electrically long distances. "Electrically long" distances are distances
30 approaching $\lambda/4$ where maximum coupling occurs. Because the conductors 140, 142, 144 on layer 208 are routed in a nearly homogenous environment, the difference in the odd and even trace velocities is nearly zero and thus forward crosstalk approaches zero. As a result, the present invention virtually
35 eliminates forward crosstalk.

Where a plurality of signal conductors are positioned in close proximity, such as the signal conductors 120, 122, 124

or 140, 142, 144 in Figure 5, the conductors 120, 122, 124 or 140, 142, 144 are preferably offset with respect to each other by a distance d that is a multiple of one-half the diagonal distance D between the vertices of the squares formed by the conductive elements of the grid 130. The relationship between the offset and the diagonal distance D is illustrated in Equation (3).

This same positional relationship between the signal conductors 120, 122, 124 or 140, 142, 144 is preferably maintained even if the signal conductors 120, 122, 124 or 140, 142, 144 are not positioned to cross the grid 130 at the vertices of the squares. For example, if one conductor is positioned to pass a small distance from the vertices of the squares, the other conductors should pass the same distance from the vertices so that the impedances of the conductors are substantially equal.

In addition to the above described advantages, this new design allows unprecedented shielding for the high impedance lines routed under the reference grid. Since the present design allows the routing of high impedance conductors on both layers 204 (microstrip or embedded microstrip) and 208 (stripline, or quasi-stripline) in Figure 8, it is possible to route high impedance signals only through conductors on layer 208 on a typical six-layer board. In addition, if more high impedance conductors are desired, a gridded reference plane may be used on layer 216, and conductor 214 on layer 212 will provide the required additional high impedance, while the grid on layer 216 will provide the necessary shielding.

For commercial purposes, it is desirable that the shielding provide an effectiveness of at least 20 decibels. The present design can provide significant attenuation of typical frequencies (100 MHz - 500 MHz) encountered at near nanosecond rise times. The relationship between shielding effectiveness, the maximum dimension (D) of the slot, and the wavelength of the signal in the conductor is expressed in Equation (4). With a 23% metal area, a spacing D of approximately 0.060 inches provides a shielding effectiveness

of approximately 29 dB, well within the 20 dB required for commercial purposes.

Occasionally, the signal conductors 120, 122, 124 or 140, 142, 144 have to be rerouted for a variety of reasons, for instance, to conform to design layouts or to make connections between ports that are not aligned along a line parallel to the Y axis. In such cases, the signal conductors 120, 122, 124 or 140, 142, 144 have to be reoriented to make such connections. As illustrated in Figures 5, 9 and 10, such changes in direction may be accomplished while keeping the impedance discontinuities of the signal lines to a minimum. To accomplish a ninety-degree change in direction, a signal conductor 124 located above a grid 130 is first oriented along the vertices of the grid 130 in a direction parallel to the X axis. A via 134 is drilled through the circuit boards comprising the first signal conductor 124 and the grid 130 to a second conductor 144 lying below the grid 130. The second conductor 144 is oriented at 90 degrees with respect to the first conductor 130 and also oriented along the vertices of the grid 130 in a direction parallel to the Y-axis. The first conductor 124 is electrically connected to the second conductor 144 by means of the via 134, which is filled with solder, as known in the art. In this manner, signal conductors may be rerouted while keeping discontinuities to a minimum.

Accordingly, the present invention allows the microstrip and stripline designer to select from a much wider range of impedances over traditional designs. This design is especially useful in providing very high impedance conductors in selected areas of a circuit board without increasing the thickness of standard circuit boards, without decreasing the width or thickness of signal conductors, and without resorting to the use of nonhomogeneous or nonstandard dielectrics. The present invention also provides high impedance while maintaining high signal density, a significant level of shielding, while reducing crosstalk between high impedance conductors.

Although this invention has been described in terms of a certain preferred embodiment, other embodiments apparent to those of ordinary skill in the art are also within the scope of this invention. Accordingly, the scope of the invention is
5 intended to be defined only by the claims which follow.

WHAT IS CLAIMED IS:

1. A circuit board, comprising:
 - a first shielding grid with a first predetermined configuration defined in a first plane;
 - 5 a second shielding grid with a second predetermined configuration defined in a second plane, said second shielding grid being positioned from said first shielding grid along a predetermined offset; and
 - a conducting element positioned between said first and second grids so that said conducting element is positioned at a predetermined location with respect to said first and second grids.
- 10 2. The circuit board of Claim 1, wherein each of said first and second predetermined configurations comprise conductive elements interconnected in a geometric pattern.
- 15 3. The circuit board of Claim 2, wherein said geometrical pattern comprises an opening between said conductive elements, and wherein a largest dimension of said opening is less than half a wavelength of a highest frequency of a signal conducted by said conducting element.
- 20 4. The circuit board of Claim 3, wherein said largest dimension of said opening is less than one-twentieth of the wavelength the highest frequency of a signal conducted by said conducting element.
- 25 5. The circuit board of Claim 4, wherein said circuit board further comprises a second conducting element.
6. The circuit board of Claim 5, wherein said second conducting element is substantially parallel to said first conducting element.
- 30 7. The circuit board of Claim 6, wherein said second conducting element is located at an offset of an integer multiple of half the distance of the largest dimension of said opening of said grid.

8. The circuit board of Claim 7, wherein said offset is a factor of half the distance of the largest dimension of the opening of said grid.

5 9. The circuit board as defined in Claim 2, wherein said geometric pattern is a square.

10. The circuit board of Claim 1, wherein said predetermined location of said conducting element is determined by the vertices of said grids.

10 11. The circuit board of Claim 1, wherein said first and second grids and said conducting element comprise a flexible cable.

12. The circuit board of Claim 1, wherein:

15 said first shielding grid comprises a first plurality of conductive elements oriented in a first direction and a second plurality of conductive elements oriented in a second direction perpendicular to said first direction so that said first plurality of conductive elements and said second plurality of conductive elements form a plurality of squares, said squares having vertices corresponding to the intersections of said first and second pluralities of conductive elements, said vertices having a diagonal distance therebetween along diagonal directions at 45 degrees to said first and second directions;

25 said second shielding grid is structurally identical to said first shielding grid, said second shielding grid positioned substantially parallel to said first shielding grid so that the intersections of said conductive elements of said first shielding grid are spaced apart from said intersections of said second shielding grid in said diagonal directions by a distance substantially equal to one-half said diagonal distance; and

30 said circuit board comprises a plurality of signal conductors positioned between said shielding grids and

oriented in a direction substantially parallel to one of said diagonal directions.

13. The flexible cable as defined in Claim 12, wherein said signal conductors are oriented to pass proximate to the vertices of said squares.

14. A method of constructing a circuit board, comprising the steps of:

positioning a first shielding grid with a first predetermined configuration in a first plane;

10 positioning a second shielding grid with a second predetermined configuration in a second plane parallel to said first plane and offsetting said second shielding grid from said first shielding grid in a predetermined direction in said second plane; and

15 positioning a conducting element between said first and second grids so that said conducting element is positioned at a predetermined location with respect to said first and second grids.

15. The method as defined in Claim 14, wherein:

20 said first plane is on one said of said conducting element and said first predetermined configuration comprises a plurality of intersections of conductive elements;

25 said second plane is on an opposite side of said conducting elements and is parallel to said first plane, said second shielding grid comprising a plurality of intersections of conductive elements, said second grid aligned with respect to said first grid so that intersections of conductive elements of said second grid have a predetermined offset from intersections of conductive elements of said second grid; and

30 said signal conductors are oriented along lines parallel to lines connecting said intersections of conductive elements of said first and second grids.

16. A circuit board, comprising:

a shielding grid having a predetermined configuration comprising conductive elements interconnected in a geometric pattern; and

5 a first conducting element positioned adjacent to said grid so that said conducting element is positioned at a predetermined location with respect to said grid.

17. The circuit board of Claim 16, wherein said predetermined location of said first conducting element is
10 determined by the vertices of said grid.

18. The circuit board as defined in Claim 16, wherein said predetermined pattern is a square.

19. The circuit board as defined in Claim 16, wherein:
said grid comprises a first plurality of conductive
15 elements oriented in a first direction and a second plurality of conductive elements oriented in a second direction perpendicular to said first direction so that said first plurality of conductive elements and said second plurality of conductive elements form a plurality
20 of squares, said squares having vertices corresponding to the intersections of said first and second pluralities of conductive elements, said vertices having a diagonal distance therebetween along diagonal directions at 45 degrees to said first and second directions;

25 said first plurality of signal conductors are positioned adjacent said grid and oriented in a direction substantially parallel to one of said diagonal directions; and

a second plurality of signal conductors are
30 positioned adjacent said grid, oriented in a direction substantially perpendicular to said first plurality of signal conductors.

20. The circuit board as defined in Claim 19, wherein said first plurality of signal conductors are oriented to pass
35 proximate to the vertices of said squares.

21. The circuit board of Claim 16, wherein said geometric pattern comprises an opening between said conductive elements, and wherein a largest dimension of said opening is less than half a wavelength of a highest frequency of a signal conducted by said first conducting element.

22. The circuit board of Claim 21, wherein said largest dimension of said opening is less than one-twentieth of the wavelength the highest frequency of a signal conducted by said first conducting element.

23. The circuit board of Claim 21, further comprising a second conducting element, substantially parallel to said first conducting element, said second conducting element located at an offset from said first conducting element, said offset being an integer multiple of half the distance of the largest dimension of said opening of said grid.

24. The circuit board of Claim 23, wherein said circuit board further comprises a third conducting element adjacent to said grid in a direction opposite said first conducting element, wherein said third conducting element is positioned at a second predetermined location with respect to said first conducting element.

25. The circuit board of Claim 23, wherein said third conducting element is substantially perpendicular to said first conducting element.

26. The circuit board of Claim 24, further comprising a fourth conducting element, substantially parallel to said third conducting element, said fourth conducting element being located at an offset of an integer multiple of half the distance of the largest dimension of said opening of said grid from said third conducting element.

27. A method of increasing the impedance on a circuit board having electrical signal conductors, comprising the steps of:

positioning a single shielding grid with a predetermined configuration adjacent to said signal

conductors, said configuration comprising a plurality of intersections of conductive elements; and

orienting said signal conductors along lines parallel to lines connecting said intersections of conductive elements of said grid.

1/8





FIG. 1

2/8

FIG. 2



3/8





FIG. 3


4/8

FIG. 4



5/8

FIG. 5



6/8

FIG. 6





FIG. 7






FIG. 8

FIG. 9





FIG. 10



INTERNATIONAL SEARCH REPORT

International application No.

PCT US 94/00980

A. CLASSIFICATION OF SUBJECT MATTER

IPC : H05K 1/18, H05K 9/00, H01B 11/06

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC : H05K, H01B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

DIALOG: WPI, CLAIMS

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US, A, 3700825 (STANLEY DONOVAN TAPLIN ET AL), 24 October 1972 (24.10.72), figure 2 --	1, 12, 14, 16
X	US, A, 4644092 (WILLIAM G. GENTRY), 17 February 1987 (17.02.87), column 3, line 5 - line 13, figure 2, claim 6 --	1, 12, 14, 16
X	US, A, 3634782 (JOSEPH MARSHALL), 11 January 1972 (11.01.72), figure 2, claim 1 --	1, 14, 16
A	US, A, 4642592 (CARLOS L. BEECK), 10 February 1987 (10.02.87), figure 1 --	1, 14, 16

☒ Further documents are listed in the continuation of Box C.☒ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

10 May 1994

Date of mailing of the international search report

22.06.94

Name and mailing address of the International Searching Authority/Authorized officer



European Patent Office, P.B. 5818 Patendaan 2
NL-2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl
Fax: (+31-70) 340-3016

SVEN-OLOF WIRLÉE

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US 94/00980

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	IBM TECHNICAL DISCLOSURE BULLETIN, Volume 33, No 4, Sept 1990, -, "CROSS-HATCHED GROUND PLANE" page 155 - page 156 --	1,14,16
A	US, A, 3612744 (PHILIP J. THOMAS), 12 October 1971 (12.10.71), abstract -- -----	1,14,16

INTERNATIONAL SEARCH REPORT

Information on patent family members

07/05/94

International application No.

PCT/US 94/00980

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US-A-	3700825	24/10/72	GB-A-	1324023	18/07/73
US-A-	4644092	17/02/87	EP-A,B-	0231256	12/08/87
			JP-T-	63500342	04/02/88
			WO-A-	8700679	29/01/87
US-A-	3634782	11/01/72	DE-A-	2048401	03/08/72
			FR-A,B-	2064071	16/07/71
			GB-A-	1326620	15/08/73
			NL-A-	7014154	05/04/71
US-A-	4642592	10/02/87	JP-C-	1742385	15/03/93
			JP-B-	4028158	13/05/92
			JP-A-	62001299	07/01/87
US-A-	3612744	12/10/71	GB-A-	1258702	30/12/71