(19) World Intellectual Property Organization

International Bureau





PC

(43) International Publication Date 19 March 2009 (19.03.2009)

(51) International Patent Classification: *G06F 1/00* (2006.01)

(21) International Application Number:

PCT/US2008/010705

(22) International Filing Date:

12 September 2008 (12.09.2008)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/972,202

13 September 2007 (13.09.2007) US


- (71) Applicant (for all designated States except US): BROAD-COM CORPORATION [US/US]; 5300 California Avenue, Irvine, CA 92617 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): BUER, Mark [US/US]; 1027 E. Betsy Lane, Gilbert, AZ 85296 (US).
- (74) Agents: SOKOHL, Robert et al.; Sterne, Kessler, Goldstein & Fox P.L.L.C., 1100 New York Avenue, N.W., Washington, DC 20005-3934 (US).

- (10) International Publication Number WO 2009/035688 A1
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- with information concerning one or more priority claims considered void

(54) Title: MESH GRID PROTECTION



(57) Abstract: A mesh grid protection system is provided. The protection system includes a plurality of grid lines forming a mesh grid proximate to operational logic. The protection system also includes tamper-detection logic coupled to the plurality of grid lines and configured to toggle a polarity of a signal on at least one grid line at each clock cycle and to detect attempts to access the operational logic by comparing a reference signal driving a first end of a grid line to a signal at the opposite end of the grid line.



WO 2009/035688 PCT/US2008/010705

MESH GRID PROTECTION

BACKGROUND OF THE INVENTION

Field of the Invention

[0001] This invention generally relates to security of integrated circuit devices and specifically to mesh grid protection for integrated circuits.

Background Art

Logic circuits and memory on electronic devices such as integrated circuits (IC) are vulnerable to hardware hacking. Integrated circuits storing or utilizing secure data such as cryptographic keys or other user sensitive data such as credit card numbers are particularly targeted. One style of hardware hacking involves penetrating an IC enclosure or package to physically access the internal logic circuitry and/or memory of the IC. In these attacks, the package is opened from the top or bottom and any encapsulating material is removed or etched away. The hacker can then access the internal logic circuitry and/or memory of the IC using a probe. The hacker can read signals in the internal logic circuitry or memory of the IC to derive secure data or can in some cases access restricted data directly. In other techniques, hardware hackers set up probes to read pins of chips in point-of-sale terminals and ATM machines to access credit card information.

[0003] Methods and systems are therefore needed to improve the physical security of devices.

BRIEF DESCRIPTION OF THE FIGURES

- [0004] The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention. In the drawings:
- [0005] FIG. 1 illustrates a cross section of a mesh grid protection system, according to an embodiment of the invention.
- [0006] FIG. 2 depicts an exemplary mesh grid layout, according to an embodiment of the invention.

-2-

[0007] FIG. 3 illustrates an exemplary internal mesh grid tamper detection system, according to an embodiment of the invention.

- [0008] FIG. 4 illustrates an exemplary external mesh grid tamper detection system according to an embodiment of the invention.
- [0009] FIG. 5 illustrates an example flowchart of a method to provide a mesh grid protection system, according to an embodiment of the invention.
- [0010] The present invention will now be described with reference to the accompanying drawings. In the drawings, like reference numbers may indicate identical or functionally similar elements.

DETAILED DESCRIPTION OF THE INVENTION

- [0011] While the present invention is described herein with reference to illustrative embodiments for particular applications, it should be understood that the invention is not limited thereto. Those skilled in the art with access to the teachings provided herein will recognize additional modifications, applications, and embodiments within the scope thereof and additional fields in which the invention would be of significant utility.
- [0012] The present invention describes system and methods for protecting data in logic circuits using a mesh grid. The mesh grid detects attempts to tamper with a package or circuit board. It will be understood that the essential concepts disclosed herein are applicable to a wide range of electronic circuits and systems, architectures and hardware elements.
- [0013] FIG. 1 illustrates a cross section of a mesh grid protection system 100, according to an embodiment of the invention. Mesh grid protection system 100 includes a ground plane 102, internal mesh grid 104, optional external mesh grid layer 110 and one or more layers 106 having protected logic. In an embodiment, the ground plane 102 and/or protection mesh layer 104 are located at the redistribution (RDL) layer of a die of an integrated circuit. In an embodiment, ground plane 102, internal mesh grid 104 and protection logic 106 are located inside a package of an integrated circuit and external mesh grid 110 is located either in the plastic at the bottom layer of the package of the IC that includes the die or on a circuit board 112 below the package. In another embodiment, a mesh grid is partially on the die that includes the protected logic layer 106 and is partially in the plastic of a package of an IC that includes the die. It is to be

appreciated by persons of skill in the art that the package may be made of other material than plastic based on implementation needs.

[0014] A device incorporating mesh protection system 100 may be, for example, used in an ATM or point-of-sale terminals to process credit/debit card information. In another example the device may be used to store and utilize cryptographic keys for applications requiring cryptographic operations (e.g. set-top converter boxes).

[0015] Internal mesh grid 104 enables detection of an attempt to physically breach the package from the top to access protected logic 106. External mesh grid 110 enables detection of an attempt to physically breach the package from the bottom (e.g. through circuit board 112). In an embodiment, external mesh 110 may be built into circuit board 112. In an alternate embodiment, external mesh 110 is built into a bottom portion of the package of an IC. Grid 110 may comprise multiple grids 110a-b (FIG. 4) on different layers of circuit board 112 or different layers on a bottom portion of a package of an IC. External mesh 110 also enables detection of an attempt to read pins of IC 108 by breaching circuit board 112 from the bottom. For example, in machines such as an ATM machine or a credit card reader, a hacker may attempt to read credit card information being transmitted to an IC that includes protected logic 106. The hacker may do so by drilling into circuit board 112 and access pins of the IC. Alternatively, a hacker may attempt to read data in protected logic 106 by drilling into the IC from the top of its package. Internal mesh grid 104 and/or external mesh grid 110 provide protection against hacking of protected logic 106 or access to pins of an IC encapsulating protected logic 106. Circuits and control logic for internal mesh grid 104 and external mesh grid 110 are described in further detail below.

[0016] In an embodiment, upon detection of an open or short line in grid 104 or grid 110, control logic (not shown) clears memory (not shown) of the device and/or causes the device with protected logic 106 to power down and stop processing data. For example, if the device stores credit card numbers or cryptographic keys in memory then this data is deleted to ensure that sensitive data is not divulged. It is to be appreciated by persons skilled in the art that mesh grids described herein may be used to protect any type of control logic, integrated circuit or device storing secure or sensitive data.

[0017] FIG. 2 depicts an exemplary mesh layout 200 according to an embodiment of the invention. Mesh layer layout 200 may be used for both internal mesh grid 104 and/or external mesh grid 110. Although mesh layer 200 is depicted as a series of serpentine

lines, a person of skill in the art would recognize that any configuration could be used for the protection mesh. In addition, the protection mesh may include any number and density of lines.

[0018] FIG. 3 illustrates internal mesh grid tamper-detection system 300 according to an embodiment of the invention. In an embodiment, internal mesh grid and tamper-detection system 300 is below ground plane 102. Internal mesh grid and tamper-detection system 300 comprises internal protection mesh grid 104 and detection layer 360. Internal protection mesh grid 104 comprises mesh lines 302a-d. As would be appreciated by persons of skill in the art, mesh grid 104 could include significantly more lines, as required by a specific implementation.

[0019] Detection layer 360 comprises buffers 308a-b, flip-flop 301, flip-flop 380 and flip-flop 385; XOR gates 306a-d, OR gate 370, AND gates 314a-b and 316, pull-down circuits 312a-d and buffers 310a-d. Detection layer 260 is configured to detect attempts to physically access protected logic 106 and/or breach the package of an IC having protected logic 106. In an embodiment, detection layer includes logic to detect open circuits or short circuits created in the protection mesh 104.

[0020] Toggle_grid signal 324 provides a clock for flip-flop 301 and flip-flop 380. Output QN 320 of flip-flop 301 is coupled to the input D of flip-flop 301 thereby toggling output Q 318 and output QN 320 to a high (1) or a low (0) signal value at every clock cycle. Output Q 318 of flip-flop 301 is coupled to buffer 308a which drives grid lines 302a and 302c. Output 318 is also coupled to AND gate 314a, XOR gate 306a and XOR gate 306c. Output QN 320 is coupled to buffer 308b which drives grid lines 302b and 302d. Output QN 320 is also coupled to AND gate 314b, XOR gate 306b and XOR gate 306d. The same signals may be used to drive lines in external grid 110.

In an alternate embodiment, a linear feedback shift register (LFSR) (not shown) may be substituted for flip-flop 301. For example, the lower four bits of a 32-bit LFSR may be used to drive lines 302a-d. The LFSR may be seeded by a random (or pseudorandom) number generated by a random number generator (not shown). The number of lines 302 that may be driven by the LFSR is only limited by the length of the LFSR. In an embodiment, any number of lines may be driven by the LFSR by re-using certain bit positions of the LFSR. Using an LFSR increases the randomness of values assigned to grid lines 302 each clock cycle 324 thereby increasing the difficulty for a hacker to

- 5 -

emulate signals on the grid lines 302 and bypass protection. The same signals may be used to drive lines in external grid 110.

Open_check signal 322 provides an active low input clock for flip-flop 385.

Open_check signal 322 is coupled to AND gates 314a-b. Output of AND gate 314a is coupled to pull-down circuit 312a and to pull-down circuit 312c. Output of AND gate 314b is coupled to pull-down circuits 312b and pull-down circuit 312d. Pull-down circuits 312a-d couples an input of XOR gates 306 to ground when a corresponding line 302 is cut or open and when open check enable signal is asserted high.

Buffer 310a and buffer 310c are respectively coupled to line 302a and line 302c. Buffers 310b and 310d are respectively coupled to line 302b and line 302d. XOR gate 306a and XOR gate 306c are both coupled to signal Q 318. XOR gate 306b and XOR gate 306d are both coupled to signal QN 320. The inputs of OR gate 370 are coupled to the outputs of XOR gates 306a-d. The output of OR gate 370 is coupled to input D of flip-flop 380 and to AND gate 316. AND gate 316 is also coupled to open_check enable signal 322. Output of AND gate 316 is coupled to the input D of flip-flop 385. XOR gates 306a and 306c are coupled indirectly to input Q 318 via grid line 302a and line 302c respectively. XOR gate 306a and XOR gate 306c are also coupled directly to signal Q 318. XOR gates 306b and 306d are coupled indirectly to signal QN 320. XOR gates 306b and 306d are coupled indirectly to signal QN 320 via grid line 302b and grid line 302d respectively.

During operation, the signals in adjacent grid lines 302 alternate between a high or a low signal at every clock cycle of signal toggle_grid 324. If an LFSR is used instead of flip-flop 301, then grid lines 302 have a random high or low signal value based on a polynomial and seed value used for the LFSR. At least two adjacent grid lines in the plurality of grid lines have a different polarity signal at each clock cycle. Since the values in at least two adjacent lines are different and toggle every clock cycle it is hard for a hacker to determine the exact sequence of signals propagating through grid lines 302a-d. Another advantage of toggling signals in grid 104 is to reduce power consumption since only the high lines have to be driven. If any of grid lines 302a-d is cut (i.e. open) or shorted, the corresponding XOR gate 306a-d is enabled to generate a high signal that is fed to OR gate 370. OR gate 370 logically ORs the outputs of XOR gates 306a-d. The output of OR gate 370 is coupled directly to input D of flip-flip 380 and to input D of flip-flop 385 via AND gate 316. The output of OR gate 370 is propagated via

flip-flop 380 as "fault" signal 392. The output of OR gate 370 is logically ANDed with open_check signal 322 with the ANDed result propagated via flip-flop 380 as "fault_open" signal 394.

[0025] Open check signal 322 enables detection of whether any of lines 302a-d are open via the fault open signal 394. If open check signal 322 is set high, then pull-down circuits 312 will couple corresponding inputs of XOR gates 306 to ground if any of corresponding lines 302 are cut or open. A high signal is driven on lines 302a-d in conjunction with setting open check signal 322 high. If one of lines 302a-d of mesh grid layer 104 is breached then the discrepancy in input values to XOR gates 306a-d indicates an open line 302 by outputting a high signal, thereby causing signal fault open 394 to be high. Fault signal 392 indicates a discrepancy between a signal value detected on a line 302 and a reference signal driving that line (e.g. reference signal Q 318 or signal QN 320). However, in some circumstances, this discrepancy may by due to electromagnetic induction (EMI). Fault open signal 394 provides a definitive result as to whether one of lines 302 has been cut since open check signal 322 couples inputs of XOR gates 306 to ground if a corresponding line 302 is cut, thereby eliminating the possibility of EMI causing a false positive result on fault signal 392. However, fault open signal 394 does not definitely resolve a short in lines 302.

[0026] In an example, if grid line 302a is cut or shorted its value will differ from that of input signal Q 318. As a result, XOR gate 306a outputs a high signal indicating that line 302a of mesh grid 104 has been breached or shorted. In another example, if grid line 302d is cut or shorted, XOR gate 306d outputs a high signal indicating that line 302d of mesh grid 104 has been breached or shorted. The high signal from XOR gate 306 is propagated via OR gate 370 resulting in signals fault 392 and fault_open 394 (if open_check is high) going high to indicate an open or short line 302.

[0027] Ground plane 102 also provides an additional means of security. Accessing grid layer 104 by cutting through ground plane 102 may cause ground plane to come in contact with grid layer 104 resulting in a short that will be detected by detection layer 360.

[0028] FIG. 3 depicts clock toggle_grid signal 324 as driving flip-flop 301 and flip-flop 380. In an alternate embodiment, a first clock is used for the flip-flop 301 and a second clock is used for flip-flop 380. Additionally, the clocks may have different rates. For example, it may be desirable to toggle at a much slower rate then detection (on the fault

- 7 -

side). For example, detection may occur every clock cycle and toggle may occur every fifth clock cycle to save power. The detection circuit could be sampling continuously. In an example, polarity of lines in grid 104 is toggled at a rate "n" with n being, for example, 1 second, 500ms, 250ms or 125 ms. Whether a line 302 in grid 104 is open or shorted may be checked at a rate of n for a duration of x/32.768kHz where x is, for example, 2, 4, 8 or 16.

[0029] As described above, signals on lines 302 are either alternated, toggled or randomized at each clock cycle 324 using flip-flop 301 or an LFSR. Therefore, if a hacker is attempting to mimic an input, the attacker would need to route all the way to the other side of grid 104, increasing the difficulty of an attack. This alternation/toggling prevents a hacker from shorting or cropping out the entire grid. For example, if all highs were in a row, a hacker could short out a set of grid lines or cut them without detection by the circuit. By alternating the high and low lines, a hacker would have to jumper around the zero or one lines to bypass protection. Furthermore, in an embodiment, at least two adjacent grid lines have opposite polarity.

[0030] FIG. 4 illustrates an external mesh grid system and tamper-detection system 400 according to an embodiment of the invention. External mesh grid system 400 comprises mesh grid 110a-b, bond pads 404a-b, 440a-d, input buffers 402a-b, output buffers 450a-d, pull-down circuits 430a-d, XOR gates 460a-d, muxes 480a-b, muxes 482a-d, AND gates 495a-b and flip-flop 301. As would be appreciated by persons of skill in the art, mesh grid 110 could include significantly more lines, as required by a specific implementation. Buffer 402 is used to drive a high or low signal via bond pad 404 into mesh grid 110. In an embodiment, grid 110a and grid 110b are on different layers of circuit board 112 or on different layers on a bottom portion of a package of an IC encapsulating logic 106. Alternatively, grids 110a-b may be a single grid 110 if they are on the same layer of a circuit board or package.

[0031] Flip-flop 301 is coupled to input buffer 402 that drives signal 318 or signal 320 into grid 110a-b via bond pad 404 based on polarity signal 490 which is used as a select signal for muxes 480a-b. In an alternate embodiment, an LFSR is used to provide a signal to drive grid 110. Bond pads 440a-d are respectively coupled to pull-down circuits 430a-d and to output buffers 450a-d. Output buffers 450a-d are respectively coupled to XOR gates 460a-d. Signal 318 and signal 320 from flip-flop 301 are coupled to XOR

gates 460a-d via muxes 482a-d respectively. Muxes 482a-d are also controlled by polarity signal 490.

- [0032] During operation, bond pads 440a-d mirror signal 318 or signal 320 propagated via bond pad 404a and bond pad 404b if the integrity of mesh grid 110a or 110b is maintained. Alternating or random high and low signal values are propagated through buffer 402 into mesh grid 110. The output of buffer 450a-d should match that of corresponding buffers 402a-b when the integrity of mesh 110a-b is not compromised by an open or a short circuit. If an unauthorized user attempts to access logic 106 via grid 110 by cutting grid 110 or causing a short in grid 110, the value at buffers 450a-d will not match that of input buffers 402a-b thereby indicating that integrity of mesh 110 has been compromised. XOR gates 460a-d are used to detect if the values at buffers 450a-d are the same as that at corresponding buffers 402a-b by comparing the output of buffers 450a-d to reference signal 318 and signal 320 driving grid 110a-b. If there is a discrepancy in the values, then XOR gate 460a-d output a corresponding high value on fault signal 470a-d. Discrete fault signals 470a-d enable the detection of which parts of mesh grids 110a-b have been breached. In an alternate embodiment, fault signals 470a-d may be combined into a single fault signal using an OR gate (not shown).
- [0033] Pull-down circuits 430a-b are coupled to an output of AND gate 495b and pull-down circuits 40c-d are coupled to an output AND gate 495a. AND gates 495a-b are coupled to open_check signal 322 and to signal 318 or signal 320 via muxes 480a-b. Pull-down circuits 430a-d are configured to pull-down a signal to corresponding buffers 450a-d if open_check signal 322 is asserted low and corresponding grid 110a-b is cut or open.
- [0034] It is to be appreciated by persons skilled in the art that pull-down described herein may be substituted with pull-up circuits along with corresponding changes to polarities of related signals as required by a specific implementation. It is also to be appreciated by persons skilled in the art that active high or active low circuits may be used as required by a specific implementation.
- [0035] FIG. 5 illustrates an example flowchart 500 illustrating steps performed to implement a mesh grid protection system according to an embodiment of the invention. Flowchart 500 will be described with continued reference to the example operating environment in FIGs. 3 and 4. However, flowchart 500 is not limited to these

PCT/US2008/010705

embodiments. Note that some steps showing flowchart 500 do not necessarily have to occur in the order shown.

-9-

[0036] In step 502, a high and/or a low signal is driven on lines in the grid at each clock cycle. At least two adjacent grid lines have a different polarity signal at each clock cycle For example, the signal on lines in grid 104 and grid 110 may be alternated/toggled between a high and a low signal at each clock cycle if flip-flip 301 is used to drive grid 104 or grid 110. The signal on lines in grid 104 and grid 110 may be randomized as a high or a low signal each clock cycle if an LFSR is used to drive the grids.

[0037] In step 504, an open or a short line in a grid is detected by comparing signals on one end of the grid lines with correspond reference signals that are driving the grid lines on the other end. For example, using XOR gates 306 or XOR gates 460, an open or short line in grid 104 or grid 110 may be detected by comparing the value on grid lines on one end with respective reference signals driving the lines on the other end.

[0038] In step 506, one or more signals are set high indicating a possible attempt to access logic through the mesh grid if a discrepancy between signals on grid lines and reference signals driving the grid lines is detected in step 506. For example one or more of signal 392, signal 394, signals 470a-b are set high if a discrepancy between signals on respective grids 104 and 110 and signals driving grids 104 and 110 is detected. Alternatively, signal 392, signal 394 or signal 470a-b may be set low to indicate a breach in respective girds.

[0039] While various embodiments of the present invention have been described above, it should be understood that they have been presented by way of example, and not limitation. It will be apparent to persons skilled in the relevant art that various changes in form and detail can be made therein without departing from the spirit and scope of the invention.

[0040] The present invention has been described above with the aid of functional building blocks and method steps illustrating the performance of specified functions and relationships thereof. The boundaries of these functional building blocks and method steps have been arbitrarily defined herein for the convenience of the description. Alternate boundaries can be defined so long as the specified functions and relationships thereof are appropriately performed. Any such alternate boundaries are thus within the scope and spirit of the claimed invention. One skilled in the art will recognize that these functional building blocks can be implemented by discrete components, application

WO 2009/035688 PCT/US2008/010705 - 10 -

specific integrated circuits, processors executing appropriate software and the like or any combination thereof. Thus, the breadth and scope of the present invention should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.

WHAT IS CLAIMED IS:

1. A mesh grid protection system, comprising:

a plurality of grid lines forming a mesh grid proximate to operational logic; and

tamper-detection logic coupled to the plurality of grid lines and configured to toggle a polarity of a signal on at least one grid line at each clock cycle and to detect attempts to access the operational logic by comparing a reference signal driving a first end of a grid line to a signal at the opposite end of the grid line.

- 2. The system of claim 1, wherein the mesh grid is incorporated in a die that includes the operational logic.
- 3. The system of claim 1, wherein the mesh grid is embedded in a plastic of a package including the operational logic.
- 4. The circuit of claim 1, wherein the mesh grid is external to a package including the operational logic.
- 5. The circuit of claim 1, wherein the mesh grid is partially in a die including the operational logic and partially in a package including the die.
- 6. The circuit of claim 1, wherein at least two adjacent grid lines have a different polarity.
- 7. The circuit of claim 1, wherein the tamper-detection logic is further configured to randomly toggle the polarity of a signal on each grid line at each clock cycle.
- 8. The circuit of claim 1, the tamper-detection logic further comprising a linear feedback shift register (LFSR) configured to generate high or low signals driving each grid line.
- 9. The circuit of claim 1, the tamper-detection logic further comprising a flip-flop configured to generate high or low signals driving each grid line.
- 10. The circuit of claim 9, wherein a first output of the flip-flop is coupled to the input of the flip-flop so as to alternate a value at the first output and a second output of the flip-flop at each clock cycle.

- 11. The circuit of claim 1, the tamper-detection logic further comprising a plurality of XOR gates configured to detect an open or a short line by comparing a reference signal driving a first end of the grid line to a signal at the opposite end of the grid line.
- 12. The circuit of claim 1, the tamper-detection logic further comprising receiving an enable signal causing the tamper-detection logic to detect an open grid line.
- 13. The circuit of claim 1, the tamper-detection logic further comprising a plurality of buffers coupled to each grid line.
- 14. A method to provide a mesh grid protection system, comprising:

driving a plurality of grid lines in the mesh grid with a high or a low signal;

detecting an open or a short grid line in the mesh grid by comparing a reference signal driving a first end of the grid line to a signal at the opposite end the grid line; and

generating a signal indicating an attempt to access operational logic proximate to the mesh grid;

wherein at least two adjacent grid lines in the plurality of grid lines have a different polarity signal at each clock cycle.

- 15. The method of claim 14, the driving step further comprising toggling a polarity of a signal on at least one grid line at each clock cycle.
- 16. The method of claim 14, the driving step further comprising randomly toggling the polarity of a signal on each grid line at each clock cycle.
- 17. The method of claim 14, further comprising asserting an enable signal to check for open grid lines.
- 18. The method of claim 14, further comprising randomly assigning a high or a low signal on each grid line at each clock cycle.
- 19. The method of claim 14, further comprising using one of a flip-flop or a linear feedback shift register to generate high or low signals to drive lines in the mesh grid.

- 13 -

20. The method of claim 19, further comprising coupling a first output of the flip-flop to the input of the flip-flop so as to alternate a value at the first output and a second output of the flip-flop at each clock cycle.

21. A mesh grid protection system, comprising:


a plurality of grid lines forming a mesh grid proximate to operational logic; and


tamper-detection logic coupled to the plurality of grid lines and configured to detect attempts to access the operational logic by comparing a reference signal driving a first end of a grid line to a signal at the opposite end of the grid line;

wherein at least two adjacent grid lines in the plurality of grid lines have a different polarity signal at each clock cycle.

- 22. The system of claim 21, wherein the mesh grid is incorporated in a die that includes the operational logic.
- 23. The system of claim 21, wherein the mesh grid is embedded in a plastic of a package including the operational logic.
- 24. The system of claim 21, wherein the mesh grid is external to a package including the operational logic.
- 25. The system of claim 21, wherein the mesh grid is partially in a die including the operational logic and partially in a package including the die.
- 26. The system of claim 21, wherein the tamper-detection logic is further configured to randomly toggle the polarity of a signal on each grid line at each clock cycle.
- 27. The system of claim 21, the tamper-detection logic further comprising a linear feedback shift register (LFSR) configured to generate high or low signals driving each grid line.
- 28. The system of claim 21, the tamper-detection logic further comprising a flip-flop configured to generate high or low signals driving each grid line.

- 29. The system of claim 28, wherein a first output of the flip-flop is coupled to the input of the flip-flop so as to alternate a value at the first output and a second output of the flip-flop at each clock cycle.
- 30. The system of claim 21, the tamper-detection logic further comprising a plurality of XOR gates configured to detect an open or a short line by comparing a reference signal driving a first end of the grid line to a signal at the opposite end of the grid line.
- 31. The system of claim 21, the tamper-detection logic further comprising receiving an enable signal causing the tamper-detection logic to detect an open grid line.
- 32. The system of claim 21, the tamper-detection logic further comprising a plurality of buffers coupled to each grid line.












FIG. ()



PCT/US2008/010705



INTERNATIONAL SEARCH REPORT

International application No. PCT/US 08/10705

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - G06F 1/00 (2008.04) USPC - 713/194, 713/500

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

USPC: 713/194, 713/500 IPC(8): G06F 1/00 (2008.04)

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

USPC: 713/194, 713/500

IPC(8): G06F 1/00 (2008.04) (text delimited)

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) PubWEST(PGPB, USPT, USOC, EPAB, JPAB); GOOGLE

Search Terms Used: Mesh grid, logic, polarity, clock, die, linear feedback shift register or LFSR, flip-flop, tapering, detection or determining, plastic, high, low

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2006/0123376 A1 (Vogel et al.) 08 June 2006 (08.06.2006), entire document, especially abstract, para [0003], [0044].	1-32
Υ	US 4,833,618 A (Verma et al.) 23 May 1989 (23.05.1989), entire document, especially; abstract, Col 4, In 43-68	1-32
Y	US 2007/0155328 A1 (Turner) 05 July 2007 (05.07.2007), entire document, especially; abstract, para. [0046]	3, 23
Υ	US 2007/0011023 A1 (Silverbrook) 11 January 2007 (11.01.2007), entire document, especially; abstract, para. [0663], [0701], [1943]	8, 11, 13, 27, 30, 32
Y	US 2004/0227549 A1 (Solie) 18 November 2004 (18.11.2004), entire document, especially, abstract, para. [0017]	9, 10, 19, 20, 28, 29
A	US 5,861,662 A (Candelore) 19 January 1999 (19.01.1999); abstract; col 3, ln 26-47, col 7, ln 58-col 8, ln 32; Fig 4	1-32

	Further documents are listed in the continuation of Box C.			
*	Special categories of cited documents:	"T"	later document published after the international filing date or priority	
"A"	document defining the general state of the art which is not considered to be of particular relevance		date and not in conflict with the application but cited to understa the principle or theory underlying the invention	
"E"	earlier application or patent but published on or after the international filing date	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive	
"L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other		step when the document is taken alone	
	cited to establish the publication date of another citation or other special reason (as specified)	"Y"	Y" document of particular relevance; the claimed invention cannot considered to involve an inventive step when the docume	
"O"	document referring to an oral disclosure, use, exhibition or other means		combined with one or more other such documents, such combinatio being obvious to a person skilled in the art	
"P"	document published prior to the international filing date but later than the priority date claimed	"&"	document member of the same patent family	

Date of the actual completion of the international search

Date of the actual completion of the international sear

14 November 2008 (14.11.2008)

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US, Commissioner for Patents

P.O. Box 1450, Alexandria, Virginia 22313-1450

Facsimile No. 571-273-3201

Authorized officer:

Lee W. Young

Date of mailing of the international search report

PCT Helpdesk: 571-272-4300 PCT OSP: 571-272-7774

