

(12) United States Patent Lei et al.

(10) Patent No.: (45) Date of Patent:

US 9,330,977 B1

May 3, 2016

(54) HYBRID WAFER DICING APPROACH USING A GALVO SCANNER AND LINEAR STAGE HYBRID MOTION LASER SCRIBING PROCESS AND PLASMA ETCH PROCESS

(71) Applicants: Wei-Sheng Lei, San Jose, CA (US);

Brad Eaton, Menlo Park, CA (US); Ajay Kumar, Cupertino, CA (US)

Inventors: Wei-Sheng Lei, San Jose, CA (US):

Brad Eaton, Menlo Park, CA (US); Ajay Kumar, Cupertino, CA (US)

Assignee: Applied Materials, Inc., Santa Clara,

CA (US)

Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

Appl. No.: 14/589,823

Jan. 5, 2015 (22) Filed:

(51) Int. Cl.

H01L 21/268 (2006.01)H01L 21/82 (2006.01)H01L 21/3065 (2006.01)H01L 21/02 (2006.01)H01L 21/67 (2006.01)


(52) U.S. Cl.

CPC H01L 21/82 (2013.01); H01L 21/02076 (2013.01); H01L 21/268 (2013.01); H01L 21/3065 (2013.01); H01L 21/67028 (2013.01); H01L 21/67069 (2013.01); H01L 21/67115 (2013.01)

(58) Field of Classification Search

CPC H01L 21/78; H01L 21/3065; H01L 21/30655; H01L 21/67069; H01L 21/67207; H01L 21/82; H01L 21/268; H01L 21/02076; H01L 21/67028; H01L 21/67115

USPC 438/462, 463, 460, 464, 465 See application file for complete search history.



(56)References Cited

U.S. PATENT DOCUMENTS

4.049,944 A	9/1977	Garvin et al.			
4,339,528 A	7/1982	Goldman			
4,684,437 A	8/1987	Donelon et al.			
5,328,555 A	7/1994	Gupta			
5,336,638 A	8/1994	Suzuki et al.			
5,593,606 A	1/1997	Owen et al.			
5,691,794 A	11/1997	Hoshi et al.			
	(Continued)				

(Continued)

FOREIGN PATENT DOCUMENTS

JP	9216085	8/1997		
JP	10321908	12/1998		
	(Continued)			

OTHER PUBLICATIONS


Linder, V. et al., "Water-Soluble Sacrificial Layers for Surface Micromachining," www.small-journal.com, 2005, 1, No. 7, 7 pgs. (Continued)

Primary Examiner — Selim Ahmed (74) Attorney, Agent, or Firm — Blakely Sokoloff Taylor Zafman LLP

(57)ABSTRACT

Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a method of dicing a semiconductor wafer having a plurality of integrated circuits involves forming a mask above the semiconductor wafer, the mask composed of a layer covering and protecting the plurality of integrated circuits. The mask is then patterned with a galvo scanner and linear stage hybrid motion laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the plurality of integrated circuits. The semiconductor wafer is then plasma etched through the gaps in the patterned mask to singulate the plurality of integrated circuits.

7 Claims, 10 Drawing Sheets



US 9,330,977 B1

Page 2

(56)		Referen	ices Cited		927,973			Haji et al.			
					383,615			Holden et al.			
	U.S.	PATENT	DOCUMENTS		012,305		4/2015	Lei et al.			
				9,0	018,079	В1	4/2015	Lei et al.			
	6,051,503 A	4/2000	Bhardwaj et al.	2003/0	162313	A1		Kim et al.			
	6,057,180 A		Sun et al.	2004/0	080045	$\mathbf{A}1$	4/2004	Kimura et al.			
	6,174,271 B1		Kosmowski	2004/0	137700	A1	7/2004	Sekiya			
	6,300,593 B1	10/2001		2004/0	157457	A1		Xu et al.			
	6,306,731 B1		Igarashi et al.		212047		10/2004	Joshi et al.			
	6,407,363 B2	6/2001	Dunsky et al.		043535		3/2006				
	6,426,275 B1	7/2002			086898			Cheng et al.			
	6,465,158 B1	10/2002			088984			Li et al.			
	6,528,864 B1	3/2003			146910			Koochesfahani et al.			
	6,574,250 B2		Sun et al.		205182			Soejima			
	6,582,983 B1		Runyon et al.		255911			Krishnaswami et al.			
	6,593,542 B2		Baird et al.		013036		1/2010				
	6,642,127 B2		Kumar et al.		129984		5/2010	Vakanas et al 438/463			
	6,676,878 B2		O'Brien et al.		216313			Iwai et al.			
					248451			Pirogovsky et al.			
	6,696,669 B2		Hembree et al.		014777		1/2011	Haji et al.			
	6,706,998 B2	3/2004		2011/0	244657	A1*	10/2011	Grivna et al 438/462			
	6,759,275 B1		Lee et al.		312157		12/2011	Lei et al.			
	6,803,247 B2	10/2004						Lei et al			
	6,887,804 B2		Sun et al.					Holden B23K 26/0635			
	6,998,571 B2		Sekiya et al.	2012/0	322270	711	12/2012	438/462			
	7,128,806 B2		Nguyen et al.	2013/0	045554	Δ1	2/2013	Yamazaki			
	7,129,150 B2	10/2006			065378			Johnson et al.			
	7,179,723 B2		Genda et al.		230972			Johnson et al.			
	7,265,033 B2		Shigematsu et al.		223734			Song et al 29/846			
	7,361,990 B2		Lu et al.	2014/0	223137	AI	0/2014	3011g et al 29/840			
	7,364,986 B2		Nagai et al.		ПО.	DEIG	3 T D 47777	A THE DOCKED WITHOUT THE PARTY OF THE PARTY			
	7,435,607 B2	10/2008			FO	REIG	N PATE	NT DOCUMENTS			
	7,459,377 B2		Ueda et al.								
	7,468,309 B2		Shigematsu et al.	JP	20	001127	7011	5/2001			
	7,473,866 B2		Morishige et al.	JР	20	001144	1126	5/2001			
	7,507,638 B2		Mancini et al.	JР		003179		6/2003			
	7,507,639 B2		Nakamura	JP		004031		1/2004			
	7,629,228 B2	12/2009	Haji et al.	JP		004055		2/2004			
	7,678,670 B2		Arita et al.	WO	WO	-03036	5712	5/2003			
	7,687,740 B2		Bruland et al.	WO	WO	-03071	.591	5/2003			
	7,754,584 B2		Kumakawa				TED DI	ar ra imreira			
	7,767,551 B2		Arita et al.			OH	HER PU	BLICATIONS			
	7,767,554 B2		Arita et al.								
	7,776,720 B2		Boyle et al.	Singh, S	aravjeet	et al.,	"Apparati	us and Methods for Dry Etch With			
	7,804,043 B2	9/2010		Edge, Si	Edge, Side and Back Protection," U.S. Appl. No. 61/491,693, filed						
	7,838,323 B2		Utsumi et al.	May 31	May 31, 2011 24 pgs.						
	7,859,084 B2		Utsumi et al.		Non-Final Office Action from U.S. Appl. No. 14/297,274 mailed						
	7,875,898 B2		Maeda		Mar. 19, 2015, 10 pgs.						
	7,906,410 B2		Arita et al.	Mar. 19,	2015, 1	o pgs.					
	7,923,351 B2	4/2011									
	7,926,410 B2	4/2011	Bair	* cited	by exar	nıner					

FLOWCHART 100




FIG. 1




FIG. 2A




FIG. 2B




FIG. 2C






FIG. 3








FIG. 6




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D




FIG. 8




FIG. 9

HYBRID WAFER DICING APPROACH USING A GALVO SCANNER AND LINEAR STAGE HYBRID MOTION LASER SCRIBING PROCESS AND PLASMA ETCH PROCESS

BACKGROUND

1) Field

Embodiments of the present invention pertain to the field of semiconductor processing and, in particular, to methods of 10 dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon.

2) Description of Related Art

In semiconductor wafer processing, integrated circuits are formed on a wafer (also referred to as a substrate) composed 15 of silicon or other semiconductor material. In general, layers of various materials which are either semiconducting, conducting or insulating are utilized to form the integrated circuits. These materials are doped, deposited and etched using various well-known processes to form integrated circuits. 20 Each wafer is processed to form a large number of individual regions containing integrated circuits known as dice.

Following the integrated circuit formation process, the wafer is "diced" to separate the individual die from one another for packaging or for use in an unpackaged form 25 within larger circuits. The two main techniques that are used for wafer dicing are scribing and sawing. With scribing, a diamond tipped scribe is moved across the wafer surface along pre-formed scribe lines. These scribe lines extend along the spaces between the dice. These spaces are commonly 30 referred to as "streets." The diamond scribe forms shallow scratches in the wafer surface along the streets. Upon the application of pressure, such as with a roller, the wafer separates along the scribe lines. The breaks in the wafer follow the crystal lattice structure of the wafer substrate. Scribing can be 35 used for wafers that are about 10 mils (thousandths of an inch) or less in thickness. For thicker wafers, sawing is presently the preferred method for dicing.

With sawing, a diamond tipped saw rotating at high revolutions per minute contacts the wafer surface and saws the 40 wafer along the streets. The wafer is mounted on a supporting member such as an adhesive film stretched across a film frame and the saw is repeatedly applied to both the vertical and horizontal streets. One problem with either scribing or sawing is that chips and gouges can form along the severed edges of 45 the dice. In addition, cracks can form and propagate from the edges of the dice into the substrate and render the integrated circuit inoperative. Chipping and cracking are particularly a problem with scribing because only one side of a square or rectangular die can be scribed in the <110> direction of the 50 crystalline structure. Consequently, cleaving of the other side of the die results in a jagged separation line. Because of chipping and cracking, additional spacing is required between the dice on the wafer to prevent damage to the integrated circuits, e.g., the chips and cracks are maintained at 55 a distance from the actual integrated circuits. As a result of the spacing requirements, not as many dice can be formed on a standard sized wafer and wafer real estate that could otherwise be used for circuitry is wasted. The use of a saw exacerbates the waste of real estate on a semiconductor wafer. The 60 blade of the saw is approximate 15 microns thick. As such, to insure that cracking and other damage surrounding the cut made by the saw does not harm the integrated circuits, three to five hundred microns often must separate the circuitry of each of the dice. Furthermore, after cutting, each die requires substantial cleaning to remove particles and other contaminants that result from the sawing process.

2

Plasma dicing has also been used, but may have limitations as well. For example, one limitation hampering implementation of plasma dicing may be cost. A standard lithography operation for patterning resist may render implementation cost prohibitive. Another limitation possibly hampering implementation of plasma dicing is that plasma processing of commonly encountered metals (e.g., copper) in dicing along streets can create production issues or throughput limits.

SUMMARY

Embodiments of the present invention include methods of, and apparatuses for, dicing semiconductor wafers.

In an embodiment, a method of dicing a semiconductor wafer having a plurality of integrated circuits involves forming a mask above the semiconductor wafer, the mask composed of a layer covering and protecting the plurality of integrated circuits. The mask is then patterned with a galvo scanner and linear stage hybrid motion laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the plurality of integrated circuits. The semiconductor wafer is then plasma etched through the gaps in the patterned mask to singulate the plurality of integrated circuits.

In another embodiment, a method of dicing a semiconductor wafer including a plurality of integrated circuits involves laser scribing the semiconductor wafer with a galvo scanner and linear stage hybrid motion laser scribing process to singulate the integrated circuits.

In another embodiment, a system for dicing a semiconductor wafer having a plurality of integrated circuits includes a factory interface. The system also includes a laser scribe apparatus coupled with the factory interface and having a laser assembly including a galvo scanner and linear stage hybrid motion system. The system also includes a plasma etch chamber coupled with the factory interface.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a Flowchart representing operations in a method of dicing a semiconductor wafer including a plurality of integrated circuits, in accordance with an embodiment of the present invention.

FIG. 2A illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operation 102 of the Flowchart of FIG. 1, in accordance with an embodiment of the present invention.

FIG. 2B illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operation 104 of the Flowchart of FIG. 1, in accordance with an embodiment of the present invention.

FIG. 2C illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operation 108 of the Flowchart of FIG. 1, in accordance with an embodiment of the present invention.

FIG. 3 illustrates a galvoscanner/linear stage hybrid laser scribe system, in accordance with an embodiment of the present invention.

FIG. 4 illustrates (a) a plurality of dies having rounded corners from a top-down perspective, (b) a plurality of dies having a hexagonal geometry from a top-down perspective, and (c) a layout of dies having different sizes (e.g., customer dies A-J) yet included in a same wafer, all of which can be patterned and/or singulated using galvo scanner and linear

stage hybrid motion laser scribing system, in accordance with an embodiment of the present invention.

FIG. 5 illustrates the effects of using a laser pulse width in the femtosecond range, picoseconds range, and nanosecond range, in accordance with an embodiment of the present 5 invention.

FIG. 6 illustrates a cross-sectional view of a stack of materials that may be used in a street region of a semiconductor wafer or substrate, in accordance with an embodiment of the present invention.

FIGS. 7A-7D illustrate cross-sectional views of various operations in a method of dicing a semiconductor wafer, in accordance with an embodiment of the present invention.

FIG. 8 illustrates a block diagram of a tool layout for laser and plasma dicing of wafers or substrates, in accordance with 15 an embodiment of the present invention.

FIG. 9 illustrates a block diagram of an exemplary computer system, in accordance with an embodiment of the present invention.

DETAILED DESCRIPTION

Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon, are described. In the following description, numerous specific details are set 25 forth, such as galvo scanner and linear stage hybrid motion laser scribing approaches and plasma etching conditions and material regimes, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known aspects, such as integrated circuit fabrication, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.

A hybrid wafer or substrate dicing process involving an initial laser scribe and subsequent plasma etch may be implemented for die singulation. The laser scribe process may be used to cleanly remove a mask layer, organic and inorganic dielectric layers, and device layers. The laser etch process may then be terminated upon exposure of, or partial etch of, the wafer or substrate. The plasma etch portion of the dicing process may then be employed to etch through the bulk of the wafer or substrate, such as through bulk single crystalline silicon, to yield die or chip singulation or dicing. More specifically, one or more embodiments are directed to implementing a galvo scanner and linear stage hybrid motion laser scribing process for, e.g., dicing applications.

One or more embodiments may be directed to a galvo scanner and linear stage hybrid motion system for laser/ plasma dicing. To provide context, in hybrid laser scribing and plasma etching approaches to wafer singulation, laser scribing of a mask coated wafer removes mask and device 55 layers along dicing street to enable subsequent plasma dicing of the underlying wafer substrate. Using a linear stage-only motion system for laser scribing can be associated with disadvantages not only for throughput (e.g., stage speeds are typically 1-2 m/sec), but also for so-called multi-project 60 wafers on which multiple types of dies of different die sizes are laid out. In addition, dies of non-rectangular shapes, such as hexagonal dies, are being used in light-emitting diode (LED) chips. Recently, there has been a push for fabricating dies with round corners in order to reduce stress concentra- 65 tion at die corners. For such applications, new motion technologies need to be addressed for singulation applications.

4

Advantages related to embodiments described herein may include one or both of (1) a galvo scanner can move approximately 3-5 m/sec reliably, for advantageous increased throughput, and (2) non-square or non-rectangular shapes can be accommodated in a singulation process.

In accordance with one or more embodiments described herein, a galvo scanner is used in combination with a linear stage effect laser scribing of wafers. The process may be followed by plasma dicing to complete the singulation process. The motion of a galvo scanner and linear stage may be synchronized such that both the galvo scanner and the linear stage can move at the same time, or one of the galvo scanner or the linear stage moves at one time in order to finish scribing over the whole wafer. In a specific embodiment, a galvo scanner is used to scribe a wafer within the scan field to produce dies with round corners or other shaped dies, or to scribe dies of different sizes on a multi-project wafer. It is to be appreciated that reference herein to galvo motion or galvo scanning is made in the context of galvanometric based control and scanning of a laser beam.

As such, in an aspect of the present invention, a combination of a galvo scanner and linear stage hybrid motion laser scribing process with a plasma etching process may be used to dice a semiconductor wafer into singulated integrated circuits. FIG. 1 is a Flowchart 100 representing operations in a method of dicing a semiconductor wafer including a plurality of integrated circuits, in accordance with an embodiment of the present invention. FIGS. 2A-2C illustrate cross-sectional views of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operations of Flowchart 100, in accordance with an embodiment of the present invention.

Referring to operation 102 of Flowchart 100, and corresponding FIG. 2A, a mask 202 is formed above a semiconductor wafer or substrate 204. The mask 202 is composed of a layer covering and protecting integrated circuits 206 formed on the surface of semiconductor wafer 204. The mask 202 also covers intervening streets 207 formed between each of the integrated circuits 206.

In accordance with an embodiment of the present invention, forming the mask 202 includes forming a layer such as, but not limited to, a photo-resist layer or an I-line patterning layer. For example, a polymer layer such as a photo-resist layer may be composed of a material otherwise suitable for use in a lithographic process. In one embodiment, the photo-resist layer is composed of a positive photo-resist material such as, but not limited to, a 248 nanometer (nm) resist, a 193 nm resist, a 157 nm resist, an extreme ultra-violet (EUV) resist, or a phenolic resin matrix with a diazonaphthoquinone sensitizer. In another embodiment, the photo-resist layer is composed of a negative photo-resist material such as, but not limited to, poly-cis-isoprene and poly-vinyl-cinnamate.

In another embodiment, forming the mask **202** involves forming a layer deposited in a plasma deposition process. For example, in one such embodiment, the mask **202** is composed of a plasma deposited Teflon or Teflon-like (polymeric CF_2) layer. In a specific embodiment, the polymeric CF_2 layer is deposited in a plasma deposition process involving the gas C_4F_8 .

In another embodiment, forming the mask 202 involves forming a water-soluble mask layer. In an embodiment, the water-soluble mask layer is readily dissolvable in an aqueous media. For example, in one embodiment, the water-soluble mask layer is composed of a material that is soluble in one or more of an alkaline solution, an acidic solution, or in deionized water. In an embodiment, the water-soluble mask layer

maintains its water solubility upon exposure to a heating process, such as heating approximately in the range of 50-160 degrees Celsius. For example, in one embodiment, the water-soluble mask layer is soluble in aqueous solutions following exposure to chamber conditions used in a laser and plasma 5 etch singulation process. In one embodiment, the water-soluble mask layer is composed of a material such as, but not limited to, polyvinyl alcohol, polyacrylic acid, dextran, polymethacrylic acid, polyethylene imine, or polyethylene oxide. In a specific embodiment, the water-soluble mask layer has an 10 etch rate in an aqueous solution approximately in the range of 1-15 microns per minute and, more particularly, approximately 1.3 microns per minute.

In another embodiment, forming the mask 202 involves forming a UV-curable mask layer. In an embodiment, the 15 mask layer has a susceptibility to UV light that reduces an adhesiveness of the UV-curable layer by at least approximately 80%. In one such embodiment, the UV layer is composed of polyvinyl chloride or an acrylic-based material. In an embodiment, the UV-curable layer is composed of a material or stack of materials with an adhesive property that weakens upon exposure to UV light. In an embodiment, the UV-curable adhesive film is sensitive to approximately 365 nm UV light. In one such embodiment, this sensitivity enables use of LED light to perform a cure.

In an embodiment, semiconductor wafer or substrate 204 is composed of a material suitable to withstand a fabrication process and upon which semiconductor processing layers may suitably be disposed. For example, in one embodiment, semiconductor wafer or substrate 204 is composed of a group 30 IV-based material such as, but not limited to, crystalline silicon, germanium or silicon/germanium. In a specific embodiment, providing semiconductor wafer 204 includes providing a monocrystalline silicon substrate. In a particular embodiment, the monocrystalline silicon substrate is doped with 35 impurity atoms. In another embodiment, semiconductor wafer or substrate 204 is composed of a III-V material such as, e.g., a III-V material substrate used in the fabrication of light emitting diodes (LEDs).

In an embodiment, semiconductor wafer or substrate 204 40 has disposed thereon or therein, as a portion of the integrated circuits 206, an array of semiconductor devices. Examples of such semiconductor devices include, but are not limited to, memory devices or complimentary metal-oxide-semiconductor (CMOS) transistors fabricated in a silicon substrate 45 and encased in a dielectric layer. A plurality of metal interconnects may be formed above the devices or transistors, and in surrounding dielectric layers, and may be used to electrically couple the devices or transistors to form the integrated circuits 206. Materials making up the streets 207 may be 50 similar to or the same as those materials used to form the integrated circuits 206. For example, streets 207 may be composed of layers of dielectric materials, semiconductor materials, and metallization. In one embodiment, one or more of the streets 207 includes test devices similar to the actual 55 devices of the integrated circuits 206.

Referring to operation 104 of Flowchart 100, and corresponding FIG. 2B, the mask 202 is patterned with a galvo scanner and linear stage hybrid motion laser scribing process to provide a patterned mask 208 with gaps 210, exposing 60 regions of the semiconductor wafer or substrate 204 between the integrated circuits 206. As such, the laser scribing process is used to remove the material of the streets 207 originally formed between the integrated circuits 206. In accordance with an embodiment of the present invention, patterning the 65 mask 202 with the galvo scanner and linear stage hybrid motion laser scribing process includes forming trenches 212

6

partially into the regions of the semiconductor wafer 204 between the integrated circuits 206, as depicted in FIG. 2B.

FIG. 3 illustrates a galvoscanner/linear stage hybrid laser scribe system 300, in accordance with an embodiment of the present invention. The motion of the galvo scanner and linear stage can be either synchronized or the galvo scanner moves at one time followed by linear stage movement (e.g., a "stage and repeat mode) to realize whole wafer scribing.

Referring to FIG. 3, the galvo scanner and linear stage hybrid motion laser scribing system 300 includes a laser source 302 to provide an incident laser 304 having diameter "d." The incident laser beam 304 is passed through a beam expander 306. An output beam 308 from the beam expander 306 has larger diameter "D." An X mirror 310 driven by an X motor 312 directs the beam to a Y mirror 314 driven by a Y motor 316. The output beam 318 is passed through an F-theta lens 320. The output beam 322 is directed to target 324 which includes image plane 326 and scan field 328. The target is laser scribed having a desired pattern. In one embodiment, the laser source 302 is a femto-second laser based source.

As described above, a galvo scanner and linear stage hybrid motion laser scribing system can be used to generate a laser scribing pattern (e.g., in a dicing mask, in a substrate, or both) that involves die portions that are non-square or non-rectangular. In an exemplary embodiment, FIG. 4 illustrates (a) a plurality 402 of dies having rounded corners from a top-down perspective, (b) a plurality of dies 404 having a hexagonal geometry from a top-down perspective, and (c) a layout 406 of dies having different sizes (e.g., customer dies A-J) yet included in a same wafer, all of which can be patterned and/or singuated using galvo scanner and linear stage hybrid motion laser scribing system.

In a first embodiment, then, the mask 202 is patterned with the galvo scanner and linear stage hybrid motion laser scribing process to form mask portions (i.e., a patterned mask) matching the plurality of integrated circuits 206 having rounded corners from a top-down perspective. In one such embodiment, the dicing is subsequently completed by plasma etching, as described below, through the gaps in the patterned mask to provide a plurality of singulated integrated circuits each having the rounded corners from the top-down perspective.

In a second embodiment, then, the mask 202 is patterned with the galvo scanner and linear stage hybrid motion laser scribing process to form mask portions (i.e., a patterned mask) matching the plurality of integrated circuits 206 each having a hexagonal geometry from a top-down perspective. In one such embodiment, the dicing is subsequently completed by plasma etching, as described below, through the gaps in the patterned mask to provide a plurality of singulated integrated circuits each having the hexagonal geometry from the top-down perspective.

In a third embodiment, then, the mask 202 is patterned with the galvo scanner and linear stage hybrid motion laser scribing process to form mask portions (i.e., a patterned mask) matching the plurality of integrated circuits 206 having at least two different die sizes from a top-down perspective. In one such embodiment, the dicing is subsequently completed by plasma etching, as described below, through the gaps in the patterned mask to provide a plurality of singulated integrated circuits having the at least two different die sizes from the top-down perspective.

As described above, in an embodiment, a femtosecondbased laser may be used as a source for a galvo scanner and linear stage hybrid motion laser scribing process. For example, in an embodiment, a laser with a wavelength in the visible spectrum plus the ultra-violet (UV) and infra-red (IR)

ranges (totaling a broadband optical spectrum) is used to provide a femtosecond-based laser, i.e., a laser with a pulse width on the order of the femtosecond (10^{-15} seconds). In one embodiment, ablation is not, or is essentially not, wavelength dependent and is thus suitable for complex films such as films of the mask 202, the streets 207 and, possibly, a portion of the semiconductor wafer or substrate 204.

FIG. 5 illustrates the effects of using a laser pulse width in the femtosecond range, picosecond range, and nanosecond range, in accordance with an embodiment of the present invention. Referring to FIG. 5, by using a laser beam profile with contributions from the femtosecond range, heat damage issues are mitigated or eliminated (e.g., minimal to no damage 502C with femtosecond processing of a via 500C) versus longer pulse widths (e.g., significant damage 502A with nanosecond processing of a via 500A). The elimination or mitigation of damage during formation of via 500C may be due to a lack of low energy recoupling (as is seen for picosecond-based laser ablation of 500B/502B) or thermal equilibrium (as is seen for nanosecond-based laser ablation), as depicted in FIG. 5.

Laser parameters selection, such as beam profile, may be critical to developing a successful laser scribing and dicing process that minimizes chipping, microcracks and delamination in order to achieve clean laser scribe cuts. The cleaner the laser scribe cut, the smoother an etch process that may be performed for ultimate die singulation. In semiconductor device wafers, many functional layers of different material types (e.g., conductors, insulators, semiconductors) and 30 thicknesses are typically disposed thereon. Such materials may include, but are not limited to, organic materials such as polymers, metals, or inorganic dielectrics such as silicon dioxide and silicon nitride.

A street between individual integrated circuits disposed on 35 a wafer or substrate may include the similar or same layers as the integrated circuits themselves. For example, FIG. 6 illustrates a cross-sectional view of a stack of materials that may be used in a street region of a semiconductor wafer or substrate, in accordance with an embodiment of the present 40 invention.

Referring to FIG. 6, a street region 600 includes the top portion 602 of a silicon substrate, a first silicon dioxide layer 604, a first etch stop layer 606, a first low K dielectric layer 608 (e.g., having a dielectric constant of less than the dielectric constant of 4.0 for silicon dioxide), a second etch stop layer 610, a second low K dielectric layer 612, a third etch stop layer 614, an undoped silica glass (USG) layer 616, a second silicon dioxide layer 618, and a layer of photo-resist 620, with relative thicknesses depicted. Copper metallization 50 622 is disposed between the first and third etch stop layers 606 and 614 and through the second etch stop layer 610. In a specific embodiment, the first, second and third etch stop layers 606, 610 and 614 are composed of silicon nitride, while low K dielectric layers 608 and 612 are composed of a carbon-55 doped silicon oxide material.

Under conventional laser irradiation (such as nanosecond-based irradiation), the materials of street 600 behave quite differently in terms of optical absorption and ablation mechanisms. For example, dielectrics layers such as silicon dioxide, 60 is essentially transparent to all commercially available laser wavelengths under normal conditions. By contrast, metals, organics (e.g., low K materials) and silicon can couple photons very easily, particularly in response to nanosecond-based irradiation. In an embodiment, a Bessel beam shaper laser 65 scribing process is used to pattern a layer of silicon dioxide, a layer of low K material, and a layer of copper by ablating the

8

layer of silicon dioxide prior to ablating the layer of low K material and the layer of copper.

In case that the galvo scanner and linear stage hybrid motion laser scribing process involves use of a femtosecondbased laser beam, in an embodiment, suitable femtosecondbased laser processes are characterized by a high peak intensity (irradiance) that usually leads to nonlinear interactions in various materials. In one such embodiment, the femtosecond laser sources have a pulse width approximately in the range of 10 femtoseconds to 500 femtoseconds, although preferably in the range of 100 femtoseconds to 400 femtoseconds. In one embodiment, the femtosecond laser sources have a wavelength approximately in the range of 1570 nanometers to 200 nanometers, although preferably in the range of 540 nanometers to 250 nanometers. In one embodiment, the laser and corresponding optical system provide a focal spot at the work surface approximately in the range of 2 microns to 30 microns, though preferably approximately in the range of 5 microns to 20 microns or between 10-15 microns.

In an embodiment, the laser source has a pulse repetition rate approximately in the range of 200 kHz to 10 MHz, although preferably approximately in the range of 500 kHz to 5 MHz. In an embodiment, the laser source delivers pulse energy at the work surface approximately in the range of 0.5 uJ to 100 uJ, although preferably approximately in the range of 1 uJ to 5 uJ. In an embodiment, the laser scribing process runs along a work piece surface at a speed approximately in the range of 500 mm/sec to 5 m/sec, although preferably approximately in the range of 600 mm/sec to 2 m/sec.

The scribing process may be run in single pass only, or in multiple passes, but, in an embodiment, preferably 1-2 passes. In one embodiment, the scribing depth in the work piece is approximately in the range of 5 microns to 50 microns deep, preferably approximately in the range of 5 microns to 20 microns deep. In an embodiment, the kerf width of the laser beam generated is approximately in the range of 2 microns to 15 microns, although in silicon wafer scribing/dicing preferably approximately in the range of 6 microns to 10 microns, measured at the device/silicon interface.

Laser parameters may be selected with benefits and advantages such as providing sufficiently high laser intensity to achieve ionization of inorganic dielectrics (e.g., silicon dioxide) and to minimize delamination and chipping caused by underlayer damage prior to direct ablation of inorganic dielectrics. Also, parameters may be selected to provide meaningful process throughput for industrial applications with precisely controlled ablation width (e.g., kerf width) and depth. In an embodiment, a galvo scanner and linear stage hybrid motion laser scribing process is suitable to provide such advantages.

It is to be appreciated that the dicing or singulation process could be stopped after the above described laser scribing in a case that the laser scribing is used to pattern the mask as well as to scribe fully through the wafer or substrate in order to singulate the dies. Accordingly, further singulation processing would not be required in such a case. However, the following embodiments may be considered in cases where laser scribing alone is not implemented for total singulation.

Referring now to optional operation 106 of Flowchart 100, an intermediate post mask-opening cleaning operation is performed. In an embodiment, the post mask-opening cleaning operation is a plasma-based cleaning process. In a first example, as described below, the plasma-based cleaning process is reactive to the regions of the substrate 204 exposed by the gaps 210. In the case of a reactive plasma-based cleaning process, the cleaning process itself may form or extend trenches 212 in the substrate 204 since the reactive plasma-

based cleaning operation is at least somewhat of an etchant for the substrate 204. In a second, different, example, as is also described below, the plasma-based cleaning process is non-reactive to the regions of the substrate 204 exposed by the gaps 210.

In accordance with a first embodiment, the plasma-based cleaning process is reactive to exposed regions of the substrate 204 in that the exposed regions are partially etched during the cleaning process. In one such embodiment, Ar or another non-reactive gas (or the mix) is combined with SF₆ 10 for a highly-biased plasma treatment for cleaning of scribed openings. The plasma treatment using mixed gases Ar+SF₆ under high-bias power is performed for bombarding maskopened regions to achieve cleaning of the mask-opened regions. In the reactive breakthrough process, both physical 15 bombardment from Ar and SF₆ along with chemical etching due to SF₆ and F-ions contribute to cleaning of mask-opened regions. The approach may be suitable for photoresist or plasma-deposited Teflon masks 202, where breakthrough treatment leads to fairly uniform mask thickness reduction 20 and a gentle Si etch. Such a breakthrough etch process, however, may not be best suited for water soluble mask materials.

In accordance with a second embodiment, the plasmabased cleaning process is non-reactive to exposed regions of the substrate 204 in that the exposed regions are not or only 25 negligible etched during the cleaning process. In one such embodiment, only non-reactive gas plasma cleaning is used. For example, Ar or another non-reactive gas (or the mix) is used to perform a highly-biased plasma treatment both for mask condensation and cleaning of scribed openings. The 30 approach may be suitable for water-soluble masks or for thinner plasma-deposited Teflon 202. In another such embodiment, separate mask condensation and scribed trench cleaning operations are used, e.g., an Ar or non-reactive gas (or the mix) highly-biased plasma treatment for mask con- 35 densation is first performed, and then an Ar+SF₆ plasma cleaning of a laser scribed trench is performed. This embodiment may be suitable for cases where Ar-cleaning is not sufficient for trench cleaning due to too thick of a mask material. Cleaning efficiency is improved for thinner masks, 40 but mask etch rate is much lower, with almost no consumption in a subsequent deep silicon etch process. In yet another such embodiment, three-operation cleaning is performed: (a) Ar or non-reactive gas (or the mix) highly-biased plasma treatment for mask condensation, (b) Ar+SF₆ highly-biased plasma 45 cleaning of laser scribed trenches, and (c) Ar or non-reactive gas (or the mix) highly-biased plasma treatment for mask condensation. In accordance with another embodiment of the present invention, a plasma cleaning operation involves first use of a reactive plasma cleaning treatment, such as described 50 above in the first aspect of operation 106. The reactive plasma cleaning treatment is then followed by a non-reactive plasma cleaning treatment such as described in association with the second aspect of operation 106.

Referring to operation 108 of Flowchart 100, and corresponding FIG. 2C, the semiconductor wafer 204 is etched through the gaps 210 in the patterned mask 208 to singulate the integrated circuits 206. In accordance with an embodiment of the present invention, etching the semiconductor wafer 204 includes ultimately etching entirely through semiconductor wafer 204, as depicted in FIG. 2C, by etching the trenches 212 initially formed with the galvo scanner and linear stage hybrid motion laser scribing process.

In accordance with an embodiment of the present invention, the resulting roughness of mask opening from laser 65 scribing can impact die sidewall quality resulting from the subsequent formation of a plasma etched trench. Lithographi-

10

cally opened masks often have smooth profiles, leading to smooth corresponding sidewalls of a plasma etched trench. By contrast, a conventional laser opened mask can have a very rough profile along a scribing direction if improper laser process parameters are selected (such as spot overlap, leading to rough sidewall of plasma etched trench horizontally). Although the surface roughness can be smoothened by additional plasma processes, there is a cost and throughput hit to remedying such issues. Accordingly, embodiments described herein may be advantageous in providing a smoother scribing process using a galvo scanner and linear stage hybrid motion for the laser scribing portion of the singulation process.

In an embodiment, etching the semiconductor wafer 204 includes using a plasma etching process. In one embodiment, a through-silicon via type etch process is used. For example, in a specific embodiment, the etch rate of the material of semiconductor wafer 204 is greater than 25 microns per minute. An ultra-high-density plasma source may be used for the plasma etching portion of the die singulation process. An example of a process chamber suitable to perform such a plasma etch process is the Applied Centura® Silvia™ Etch system available from Applied Materials of Sunnyvale, Calif., USA. The Applied Centura® Silvia™ Etch system combines the capacitive and inductive RF coupling, which gives much more independent control of the ion density and ion energy than was possible with the capacitive coupling only, even with the improvements provided by magnetic enhancement. This combination enables effective decoupling of the ion density from ion energy, so as to achieve relatively high density plasmas without the high, potentially damaging, DC bias levels, even at very low pressures. This results in an exceptionally wide process window. However, any plasma etch chamber capable of etching silicon may be used. In an exemplary embodiment, a deep silicon etch is used to etch a single crystalline silicon substrate or wafer 204 at an etch rate greater than approximately 40% of conventional silicon etch rates while maintaining essentially precise profile control and virtually scallop-free sidewalls. In a specific embodiment, a through-silicon via type etch process is used. The etch process is based on a plasma generated from a reactive gas, which generally a fluorine-based gas such as SF₆, C₄ F₈, CHF₃, XeF₂, or any other reactant gas capable of etching silicon at a relatively fast etch rate. In an embodiment, the mask layer 208 is removed after the singulation process, as depicted in FIG. 2C. In another embodiment, the plasma etching operation described in association with FIG. 2C employs a conventional Bosch-type dep/etch/dep process to etch through the substrate 204. Generally, a Bosch-type process consists of three sub-operations: deposition, a directional bombardment etch, and isotropic chemical etch which is run through many iterations (cycles) until silicon is etched through.

Referring now to optional operation 110 of Flowchart 100, the singulated dies may be cleaned. In one embodiment, the singulated dies are cleaned with a plasma cleaning treatment, which may be a plasma ash treatment. In another embodiment, the singulated dies are cleaned with an aqueous solution based cleaning treatment. In another embodiment, the singulated dies are cleaned with an organic solvent solution based cleaning treatment. In an embodiment, the cleaning operation involves partial or complete mask removal from the singulated dies.

Accordingly, referring again to Flowchart 100 and FIGS. 2A-2C, wafer dicing may be performed by initial ablation using a galvo scanner and linear stage hybrid motion laser scribing process to ablate through a mask layer, through wafer streets (including metallization), and partially into a silicon substrate. Die singulation may then be completed by subse-

quent through-silicon deep plasma etching. A specific example of a materials stack for dicing is described below in association with FIGS. 7A-7D, in accordance with an embodiment of the present invention.

Referring to FIG. 7A, a materials stack for hybrid laser 5 ablation and plasma etch dicing includes a mask layer 702, a device layer 704, and a substrate 706. The mask layer, device layer, and substrate are disposed above a die attach film 708 which is affixed to a backing tape 710. In an embodiment, the mask layer 702 is a water soluble layer such as the water soluble layers described above in association with mask 202. The device layer 704 includes an inorganic dielectric layer (such as silicon dioxide) disposed above one or more metal layers (such as carbon-doped oxide layers). The device 1slayer 704 also includes streets arranged between integrated circuits, the streets including the same or similar layers to the integrated circuits. The substrate 706 is a bulk single-crystal-line silicon substrate.

In an embodiment, the bulk single-crystalline silicon substrate **706** is thinned from the backside prior to being affixed to the die attach film **708**. The thinning may be performed by a backside grind process. In one embodiment, the bulk single-crystalline silicon substrate **706** is thinned to a thickness approximately in the range of 50-100 microns. It is important to note that, in an embodiment, the thinning is performed prior to a laser ablation and plasma etch dicing process. In an embodiment, the photo-resist layer **702** has a thickness of approximately 5 microns and the device layer **704** has a thickness approximately in the range of 2-3 microns. In an embodiment, the die attach film **708** (or any suitable substitute capable of bonding a thinned or thin wafer or substrate to the backing tape **710**) has a thickness of approximately 20 microns.

Referring to FIG. 7B, the mask 702, the device layer 704 and a portion of the substrate 706 are patterned with a galvo scanner and linear stage hybrid motion laser scribing process 712 to form trenches 714 in the substrate 706. Referring to FIG. 7C, a through-silicon deep plasma etch process 716 is used to extend the trench 714 down to the die attach film 708, 40 exposing the top portion of the die attach film 708 and singulating the silicon substrate 706. The device layer 704 is protected by the mask layer 702 during the through-silicon deep plasma etch process 716.

Referring to FIG. 7D, the singulation process may further 45 include patterning the die attach film 708, exposing the top portion of the backing tape 710 and singulating the die attach film 708. In an embodiment, the die attach film is singulated by a laser process or by an etch process. Further embodiments may include subsequently removing the singulated portions 50 of substrate 706 (e.g., as individual integrated circuits) from the backing tape 710. In one embodiment, the singulated die attach film 708 is retained on the back sides of the singulated portions of substrate 706. Other embodiments may include removing the mask layer 702 from the device layer 704. In an 55 alternative embodiment, in the case that substrate 706 is thinner than approximately 50 microns, the galvo scanner and linear stage hybrid motion laser scribing process 712 is used to completely singulate substrate 706 without the use of an additional plasma process.

A single process tool may be configured to perform many or all of the operations in a hybrid galvo scanner and linear stage hybrid motion laser beam ablation and plasma etch singulation process. For example, FIG. 8 illustrates a block diagram of a tool layout for laser and plasma dicing of wafers or substrates, in accordance with an embodiment of the present invention.

12

Referring to FIG. **8**, a process tool **800** includes a factory interface **802** (FI) having a plurality of load locks **804** coupled therewith. A cluster tool **806** is coupled with the factory interface **802**. The cluster tool **806** includes one or more plasma etch chambers, such as plasma etch chamber **808**. A laser scribe apparatus **810** is also coupled to the factory interface **802**. The overall footprint of the process tool **800** may be, in one embodiment, approximately 3500 millimeters (3.5 meters) by approximately 3800 millimeters (3.8 meters), as depicted in FIG. **8**.

In an embodiment, the laser scribe apparatus 810 houses a laser assembly that includes a galvo scanner and linear stage hybrid motion system, such as the system described above in association with FIG. 3. In a first such embodiment, the galvo scanner and linear stage hybrid motion system is configured to provide a pattern of dies each having rounded corners from a top-down perspective. In a second such embodiment, the galvo scanner and linear stage hybrid motion system is configured to provide a pattern of dies each having a hexagonal geometry from a top-down perspective. In a third such embodiment, the galvo scanner and linear stage hybrid motion system is configured to provide a pattern of dies having at least two different die sizes from a top-down perspective. In an embodiment, the galvo scanner and linear stage hybrid motion system includes a femto-second based laser. The overall footprint of the laser scribe apparatus 810 may be, in one embodiment, approximately 2240 millimeters by approximately 1270 millimeters, as depicted in FIG. 8.

In an embodiment, the one or more plasma etch chambers 808 is configured for etching a wafer or substrate through the gaps in a patterned mask to singulate a plurality of integrated circuits. In one such embodiment, the one or more plasma etch chambers 808 is configured to perform a deep silicon etch process. In a specific embodiment, the one or more plasma etch chambers 808 is an Applied Centura® Silvia™ Etch system, available from Applied Materials of Sunnyvale, Calif., USA. The etch chamber may be specifically designed for a deep silicon etch used to create singulate integrated circuits housed on or in single crystalline silicon substrates or wafers. In an embodiment, a high-density plasma source is included in the plasma etch chamber 808 to facilitate high silicon etch rates. In an embodiment, more than one etch chamber is included in the cluster tool 806 portion of process tool 800 to enable high manufacturing throughput of the singulation or dicing process.

The factory interface 802 may be a suitable atmospheric port to interface between an outside manufacturing facility with laser scribe apparatus 810 and cluster tool 806. The factory interface 802 may include robots with arms or blades for transferring wafers (or carriers thereof) from storage units (such as front opening unified pods) into either cluster tool 806 or laser scribe apparatus 810, or both.

Cluster tool 806 may include other chambers suitable for performing functions in a method of singulation. For example, in one embodiment, in place of an additional etch chamber, a deposition chamber 812 is included. The deposition chamber 812 may be configured for mask deposition on or above a device layer of a wafer or substrate prior to laser scribing of the wafer or substrate. In one such embodiment, the deposition chamber 812 is suitable for depositing a photoresist layer. In another embodiment, in place of an additional etch chamber, a wet/dry station 814 is included, e.g., for wafer cleaning prior to or subsequent to die singulation. The wet/dry station may be suitable for cleaning residues and fragments, or for removing a mask, subsequent to a laser scribe and plasma etch singulation process of a substrate or wafer. In yet another embodiment, in place of an additional deep sili-

con etch chamber, a plasma etch chamber is included and is configured for performing a plasma-based cleaning process. In an embodiment, a metrology station is also included as a component of process tool 800.

Embodiments of the present invention may be provided as 5 a computer program product, or software, that may include a machine-readable medium having stored thereon instructions, which may be used to program a computer system (or other electronic devices) to perform a process according to embodiments of the present invention. In one embodiment, 10 the computer system is coupled with process tool 800 described in association with FIG. 8. A machine-readable medium includes any mechanism for storing or transmitting information in a form readable by a machine (e.g., a computer). For example, a machine-readable (e.g., computer- 15 readable) medium includes a machine (e.g., a computer) readable storage medium (e.g., read only memory ("ROM"), random access memory ("RAM"), magnetic disk storage media, optical storage media, flash memory devices, etc.), a machine (e.g., computer) readable transmission medium 20 (electrical, optical, acoustical or other form of propagated signals (e.g., infrared signals, digital signals, etc.)), etc.

FIG. 9 illustrates a diagrammatic representation of a machine in the exemplary form of a computer system 900 within which a set of instructions, for causing the machine to 25 perform any one or more of the methodologies described herein, may be executed. In alternative embodiments, the machine may be connected (e.g., networked) to other machines in a Local Area Network (LAN), an intranet, an extranet, or the Internet. The machine may operate in the 30 capacity of a server or a client machine in a client-server network environment, or as a peer machine in a peer-to-peer (or distributed) network environment. The machine may be a personal computer (PC), a tablet PC, a set-top box (STB), a Personal Digital Assistant (PDA), a cellular telephone, a web 35 appliance, a server, a network router, switch or bridge, or any machine capable of executing a set of instructions (sequential or otherwise) that specify actions to be taken by that machine. Further, while only a single machine is illustrated, the term "machine" shall also be taken to include any collection of 40 machines (e.g., computers) that individually or jointly execute a set (or multiple sets) of instructions to perform any one or more of the methodologies described herein.

The exemplary computer system 900 includes a processor 902, a main memory 904 (e.g., read-only memory (ROM), 45 flash memory, dynamic random access memory (DRAM) such as synchronous DRAM (SDRAM) or Rambus DRAM (RDRAM), etc.), a static memory 906 (e.g., flash memory, static random access memory (SRAM), etc.), and a secondary memory 918 (e.g., a data storage device), which communi- 50 plurality of integrated circuits, the method comprising: cate with each other via a bus 930.

Processor 902 represents one or more general-purpose processing devices such as a microprocessor, central processing unit, or the like. More particularly, the processor 902 may be a complex instruction set computing (CISC) microprocessor, 55 reduced instruction set computing (RISC) microprocessor, very long instruction word (VLIW) microprocessor, processor implementing other instruction sets, or processors implementing a combination of instruction sets. Processor 902 may also be one or more special-purpose processing devices such 60 as an application specific integrated circuit (ASIC), a field programmable gate array (FPGA), a digital signal processor (DSP), network processor, or the like. Processor 902 is configured to execute the processing logic 926 for performing the operations described herein.

The computer system 900 may further include a network interface device 908. The computer system 900 also may

14

include a video display unit 910 (e.g., a liquid crystal display (LCD), a light emitting diode display (LED), or a cathode ray tube (CRT)), an alphanumeric input device 912 (e.g., a keyboard), a cursor control device 914 (e.g., a mouse), and a signal generation device 916 (e.g., a speaker).

The secondary memory 918 may include a machine-accessible storage medium (or more specifically a computer-readable storage medium) 932 on which is stored one or more sets of instructions (e.g., software 922) embodying any one or more of the methodologies or functions described herein. The software 922 may also reside, completely or at least partially, within the main memory 904 and/or within the processor 902 during execution thereof by the computer system 900, the main memory 904 and the processor 902 also constituting machine-readable storage media. The software 922 may further be transmitted or received over a network 920 via the network interface device 908.

While the machine-accessible storage medium 932 is shown in an exemplary embodiment to be a single medium, the term "machine-readable storage medium" should be taken to include a single medium or multiple media (e.g., a centralized or distributed database, and/or associated caches and servers) that store the one or more sets of instructions. The term "machine-readable storage medium" shall also be taken to include any medium that is capable of storing or encoding a set of instructions for execution by the machine and that cause the machine to perform any one or more of the methodologies of the present invention. The term "machinereadable storage medium" shall accordingly be taken to include, but not be limited to, solid-state memories, and optical and magnetic media.

In accordance with an embodiment of the present invention, a machine-accessible storage medium has instructions stored thereon which cause a data processing system to perform a method of dicing a semiconductor wafer having a plurality of integrated circuits. The method includes forming a mask above the semiconductor wafer, the mask composed of a layer covering and protecting the integrated circuits. The mask is then patterned with a galvo scanner and linear stage hybrid motion laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the integrated circuits. The semiconductor wafer is then plasma etched through the gaps in the patterned mask to singulate the integrated circuits.

Thus, hybrid wafer dicing approaches using a galvo scanner and linear stage hybrid motion laser scribing process and plasma etch process have been disclosed.

What is claimed is:

1. A method of dicing a semiconductor wafer comprising a

forming a mask above the semiconductor wafer, the mask comprising a layer covering and protecting the plurality of integrated circuits; and

laser scribing the semiconductor wafer with a galvo scanner and linear stage hybrid motion laser scribing process, wherein the galvo scanner and linear stage hybrid motion laser scribing process completely singulates the plurality of integrated circuits without etching the semiconductor wafer.

- 2. The method of claim 1, wherein laser scribing the semiconductor wafer with the galvo scanner and linear stage hybrid motion laser scribing process provides a plurality of singulated integrated circuits each having rounded corners from a top-down perspective.
- 3. The method of claim 1, wherein laser scribing the semiconductor wafer with the galvo scanner and linear stage hybrid motion laser scribing process provides a plurality of

15 16

singulated integrated circuits each having a hexagonal geometry from a top-down perspective.

- **4**. The method of claim **1**, wherein laser scribing the semi-conductor wafer with the galvo scanner and linear stage hybrid motion laser scribing process provides a plurality of 5 singulated integrated circuits having at least two different die sizes from a top-down perspective.
 - 5. The method of claim 1, further comprising: cleaning the plurality of integrated circuits subsequent to laser scribing the semiconductor wafer.
- **6**. The method of claim **1**, wherein laser scribing the semi-conductor wafer with the galvo scanner and linear stage hybrid motion laser scribing process comprises using a femto-second laser based process.
- 7. The method of claim 1, wherein the galvo scanner and 15 linear stage hybrid motion laser scribing process comprises moving only one of the galvo scanner or linear stage at one time, and when moving the galvo scanner the galvo scanner is moved at a rate of approximately 3-5 meters per second.

* * * * *