

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
22 April 2010 (22.04.2010)

(10) International Publication Number
WO 2010/045413 A1

(51) International Patent Classification:
H01L 25/065 (2006.01) *H01L 23/60* (2006.01)

(74) Agent: TALPALATSKY, Sam; 5775 Morehouse Drive, San Diego, California 92121 (US).

(21) International Application Number:
PCT/US2009/060764

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(22) International Filing Date:
15 October 2009 (15.10.2009)

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
12/251,802 15 October 2008 (15.10.2008) US

(71) Applicant (for all designated States except US): QUALCOMM INCORPORATED [US/US]; International IP Administration, 5775 Morehouse Drive, San Diego, California 92121 (US).


(72) Inventors; and

(75) Inventors/Applicants (for US only): TOMS, Thomas R. [US/US]; 5775 Morehouse Drive, San Diego, California 92121 (US). JALILIZEINALI, Reza [US/US]; 5775 Morehouse Drive, San Diego, California 92121 (US). GU, Shiqun [US/US]; 5775 Morehouse Drive, San Diego, California 92121 (US).

Declarations under Rule 4.17:

[Continued on next page]

(54) Title: ELECTROSTATIC DISCHARGE (ESD) SHIELDING FOR STACKED ICS



(57) Abstract: An unassembled stacked IC device (60) includes an unassembled tier. (41) The unassembled stacked IC device also includes a first unpatterned layer (610) on the unassembled tier. The first unpatterned layer protects the unassembled tier from ESD events.

FIG. 6



-
- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))* **Published:**
 - *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))* — *with international search report (Art. 21(3))*

ELECTROSTATIC DISCHARGE (ESD) SHIELDING FOR STACKED ICs

TECHNICAL FIELD

The present disclosure generally relates to stacked integrated circuits (ICs). More specifically, the present disclosure relates to shielding stacked ICs from electrostatic discharge.

BACKGROUND

[0001] Electrostatic discharge (ESD) events are a common part of everyday life and some of the larger discharges are detectable by the human senses. Smaller discharges go unnoticed by human senses because the ratio of discharge strength to surface area over which the discharge occurs is very small.

[0002] ICs have been shrinking at an incredible rate over past decades. By way of example, transistors in ICs have shrunk to 45 nm and will likely continue to shrink. As transistors shrink in size, the supporting components around transistors generally shrink as well. The shrinking of ICs decreases surface area. Thus, the ratio for a given discharge strength to surface area increases with smaller component sizes, and the components become susceptible to a larger range of ESD events.

[0003] An ESD event occurs when an object at a first charge comes near or into contact with an object at second, lower charge. The differential discharges as a single event. Rapid transfer of charge from the first object to second object occurs such that the two objects are at approximately equal charge. Where the object with lower charge is an IC, the discharge attempts to find the path of least resistance through the IC. Typically, this path flows through interconnects. Any part of this path that is unable to withstand the energy associated with the discharge sustains damage. Such damage often occurs in the gate oxide, which is generally the link most susceptible to discharge in ICs. When the gate oxide is damaged, it typically changes from an insulator to a conductor, such that the IC will no longer function as desired. Alternative mechanisms of damage for the ESD event include rupturing of the gate oxide in a through silicon via to create a short circuit in the device or fusing of the metal in an interconnect to create an open circuit in the device.

[0004] Fabrication sites where the manufacturing of integrated circuits is carried out have matured and implemented procedures to prevent ESD through integrated circuits during manufacturing. For example, design rules are used to assure

that large charges do not accumulate during manufacturing. Conventionally, ESD protective structures are also built into the substrate and connected to the devices for protection. These structures consume a considerable amount of area (tens to hundreds of square microns for each ESD buffer) on the substrate that could otherwise be used for active circuitry. However, an ESD event may still occur during the process of manufacturing an IC. Detecting such damage sites in an IC is difficult, and the first sign that such damage occurred during manufacture typically occurs when the end product does not function as desired. As a result, a significant amount of time and resources may be spent manufacturing a device that does not function correctly.

[0005] One recent development in further advancing ICs capabilities is stacking integrated circuits to form a 3-D structure or stacked IC. This allows multiple components to be built into a single chip in separate tiers. For example, a memory cache may be built on top of a microprocessor. The resultant stacked IC has significantly higher densities of devices and significantly more complex manufacturing methods. It is anticipated that tier-to-tier connection densities in stacked ICs will exceed 100,000/cm².

[0006] For stacked ICs, manufacturers may perform a first set of IC manufacturing processes at one fabrication site and ship that IC tier to a second fabrication site that performs a second set of manufacturing processes for the second tier. A third site may then assemble the tiers into the stacked IC. When tiers of the integrated circuits leave the controlled environment of the manufacturing sites, they are exposed to potential ESD events that can render an entire stacked IC useless. Before the individual tiers are stacked, (i.e., bonded together to create the stacked IC), the tiers are especially vulnerable to ESD events.

[0007] As a result, there is a need to protect individual tiers of stacked integrated circuits from ESD events when transported outside of controlled environments during the manufacturing process.

BRIEF SUMMARY

[0008] According to one aspect of the disclosure, an unassembled stacked IC device includes an unassembled tier. The unassembled stacked IC device also includes a first unpatterned layer on the unassembled tier. The first unpatterned layer protects the unassembled tier from ESD events.

[0009] According to another aspect of the disclosure, a method for manufacturing a stacked IC device includes manufacturing a tier of the stacked IC device. The method also includes depositing an unpatterned layer on the tier before transporting to an assembly plant. The unpatterned layer protects the tier from ESD events.

[0010] According to yet another aspect of the disclosure, a method for manufacturing a stacked IC device includes altering an unpatterned layer protecting a tier of a stacked IC device from ESD events to allow the tier of the stacked IC device to be integrated into the stacked IC device. The method also includes integrating the tier into the stacked IC device.

[0011] According to a further aspect of the disclosure, an unassembled stacked IC device includes means for shielding the unassembled stacked IC device from ESD events prior to assembling the stacked IC device.

[0012] The foregoing has outlined rather broadly the features and technical advantages of the present disclosure in order that the detailed description that follows may be better understood. Additional features and advantages will be described hereinafter which form the subject of the claims of the disclosure. It should be appreciated by those skilled in the art that the conception and specific embodiments disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present disclosure. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the technology of the disclosure as set forth in the appended claims. The novel features which are believed to be characteristic of the disclosure, both as to its organization and method of operation, together with further objects and advantages will be better understood from the following description when considered in connection with the accompanying figures. It is to be expressly understood, however, that each of the figures is provided for the purpose of illustration and description only and is not intended as a definition of the limits of the present disclosure.

BRIEF DESCRIPTION OF THE DRAWINGS

[0013] For a more complete understanding of the present disclosure, reference is now made to the following description taken in conjunction with the accompanying drawings.

[0014] FIGURE 1 is a block diagram showing an exemplary wireless communication system in which an embodiment of the disclosure may be advantageously employed.

[0015] FIGURE 2 is a block diagram showing a circuit die and an ESD path through the circuit.

[0016] FIGURE 3 is a block diagram showing a conventional arrangement for preventing damage from ESD events.

[0017] FIGURE 4 is a block diagram showing an exemplary arrangement for preventing damage from ESD events using an insulating protective layer.

[0018] FIGURE 5 is a block diagram showing an exemplary arrangement for preventing damage from ESD events using an insulating protective layer after etch processing.

[0019] FIGURE 6 is a block diagram showing an exemplary arrangement for preventing damage from ESD events using a conducting protective layer.

DETAILED DESCRIPTION

[0020] FIGURE 1 is a block diagram showing an exemplary wireless communication system 100 in which an embodiment of the disclosure may be advantageously employed. For purposes of illustration, FIGURE 1 shows three remote units 120, 130, and 150 and two base stations 140. It will be recognized that typical wireless communication systems may have many more remote units and base stations. Remote units 120, 130, and 150 include IC devices 125A, 125B and 125C, that include the circuitry disclosed here. It will be recognized that any device containing an IC may also include the circuitry disclosed here, including the base stations, switching devices, and network equipment. FIGURE 1 shows forward link signals 180 from the base station 140 to the remote units 120, 130, and 150 and reverse link signals 190 from the remote units 120, 130, and 150 to base stations 140.

[0021] In FIGURE 1, remote unit 120 is shown as a mobile telephone, remote unit 130 is shown as a portable computer, and remote unit 150 is shown as a fixed location remote unit in a wireless local loop system. For example, the remote units may be cell phones, hand-held personal communication systems (PCS) units, portable data units such as personal data assistants, or fixed location data units such as

meter reading equipment. Although FIGURE 1 illustrates remote units according to the teachings of the disclosure, the disclosure is not limited to these exemplary illustrated units. The disclosure may be suitably employed in any device which includes ESD protection schemes, as described below.

[0022] Turning now to FIGURE 2, one ESD problem in ICs will be described. FIGURE 2 is a block diagram showing a circuit die and an ESD path through the circuit. A device 20 includes a substrate 21 with an active side 210. On the active side 210 is a doped region 212 used in creating the PNP junction for a field effect transistor (FETs). Built on top of the active side 210 are a number of layers specified by design for production of a particular integrated circuit. For example, a contact layer 220 may couple to an interconnect 222 which may be coupled to an intermediate layer 224. The intermediate layer 224 may couple to an interconnect 226 which may be coupled to a tier-to-tier connection 228. Additionally a through silicon via (TSV) 214 is illustrated, which may be coupled to the contact layer 220.

[0023] During handling and processing of the wafer, an ESD source 23 at a relatively higher charge than the device 20 may come near or in contact with the substrate 21. For example, an ESD source 23 may come into contact with an exposed connection such as the tier-to-tier connection 228. Near or upon contact with the exposed connection, the ESD source 23 will discharge into the device 20 to reach equilibrium. A current flow 24 will form to make a complete circuit. The current flow 24 will follow the path of least resistance through the device 20. In the present case, this path may be through the tier-to-tier connection 228, the interconnect 226, the intermediate layer 224, the interconnect 222, and the contact layer 220. The current flow 24 then flows through the substrate 21 to the through silicon via 214 and through the contact layer 220, the interconnect 222, the intermediate layer 224, the interconnect 226, and the tier-to-tier connection 228 creating a closed path with the ESD source 23. Anything in the path of the current flow 24 may potentially sustain damage that may result in failure of the device 20 through the mechanisms described earlier.

[0024] Turning now to FIGURE 3, a conventional means for preventing damage from ESD events will be examined. For illustration, a device 30 has a similar circuitry configuration as the device 20. Preventing damage from electrostatic discharge is accomplished by an ESD device 310 connected to the active circuitry by a connection 312. The ESD device may be, for example, a diode for forward bias protection and an additional diode for reverse bias protection. If an electrostatic

discharge event occurs sending current through the device 30, the ESD device will create a path of least resistance that diverts the current away from sensitive components and towards the ESD device 310. In the device 30, damage from ESD events is reduced, but at the cost of consuming area that could otherwise be used for active circuitry. Additionally, the ESD device 310 consumes power through leakage currents during device operation. In communications devices that operate from battery power, this power consumption can shorten device operation. Additionally, the ESD device 310 is a parasitic load on the components of the device 30.

[0025] According to an aspect of the present disclosure, a device and its components are protected from ESD damage during the manufacturing process while outside controlled environments by depositing a thin film coating on the device. The coating may be an insulator (such as silicon oxide, silicon nitride, or polymer), a semiconductor (such as silicon), or a metal (such as copper). A metal or semiconductor coating provides a path of relatively low resistance for the current flow resulting from an ESD event, thereby preventing the current from damaging sensitive components under the protective layer. Alternatively, an insulator coating prevents the current flow from an ESD event through the components under the protective layer. Several embodiments of the coating will be further described in detail.

[0026] According to one embodiment, an insulating protective layer is used to protect the device from ESD events. Some materials that may be used for the insulating protective layer include silicon oxides, silicon nitrides, polymers, photoresist, or spin on glasses (SOGs). The thickness of the protective layer may vary based on the circuit design and the manufacturing process. According to one embodiment, the layer is 100-50000 Angstroms in thickness. If additional ESD prevention is desired, the thickness can be increased. Thicker insulating layers may withstand larger potential differences before experiencing breakdown and allowing current flow from the ESD source to the device. If ESD prevention is sufficient and quicker manufacturing processes are desired, the layer may be thinner. Thinner insulating layers are easier and faster to remove or pattern in future processing. In one embodiment, the layer is thick enough to mechanically withstand transportation.

[0027] Turning now to FIGURE 4, the protective capabilities of an insulator protective layer will be described. FIGURE 4 is a block diagram showing an exemplary arrangement for preventing damage from ESD events using an insulating protective layer. For illustration, a device 40 has a similar configuration as the device

20. After the fabrication of a tier-to-tier connection 428 is completed, an oxide layer 430 is deposited on the device 40. The oxide layer 430 is unpatterned and remains a continuous layer of material.

[0028] After the insulating protective layer is deposited and the device is transported to a second controlled environment (for example a testing and assembly plant), the insulating protective layer may be removed before assembly of the stacked IC. According to one embodiment, the layer may be stripped using available methods such as wet or dry etching. According to another embodiment, the protective layer may be patterned such that contact can be made to the tier-to-tier connections below the insulating protective layer. Openings in the insulating protective layer are etched away to reveal the tier-to-tier connections below. Metal contacts may then be deposited in the etched openings. These etched openings will now be described in further detail.

[0029] FIGURE 5 is a block diagram showing an exemplary arrangement for preventing damage from ESD events using an insulating protective layer after etch processing. For illustration, a device 50 has a similar configuration as the device 40. An opening 510 is etched into the oxide layer 430. Contact to the tier-to-tier connection 428 may be made through the opening 510 allowing additional tiers to be stacked upon the tier 50.

[0030] According to another embodiment, a metal protective layer or semiconductor protective layer may protect the device from ESD events outside of controlled environments. In such an arrangement, the final layer of connections is left unpatterned resulting in an unpatterned metal layer remaining on the surface of the device. The layer is left unpatterned such that any current resulting from an ESD event travels through the protective layer instead of through the IC. The final connections are patterned from the protective metal layer after transport to a second fabrication site. The metal could be, for example, copper or aluminum depending on device design. In one embodiment, semiconductor materials, such as poly-silicon are used.. The thickness of the protective layer should be thick enough to mechanically withstand transport and electrically withstand current densities anticipated from ESD sources.

[0031] Turning now to FIGURE 6, the protective capability of the conducting protective layer are described. FIGURE 6 is a block diagram showing an exemplary arrangement for preventing damage from ESD events using a conducting protective layer. For illustration, a device 60 has a similar configuration as the device 20. In this example, the tier-to-tier connection 428 has not been manufactured. Instead,

a protective metal layer 610 remains on the surface of the device 60. In the event that the device 60 comes into contact with an ESD source 62, a current flow 63 forms allowing current to flow from the ESD source 62 to the device 60. The protective metal layer 610 is the path of least resistance and the current flow 63 is entirely through the protective metal layer 610. Thus, damage to the components under the protective metal layer 610 is reduced.

[0032] In the case of a metal protective layer, no additional costs or procedures are added to the fabrication process. The metal layer typically patterned to form interconnects is left unpatterned such that a continuous metal layer remains on the surface of the die. This metal layer serves as the protective layer until the die reaches another fabrication facility at which time the layer is patterned into interconnects. In the case of an insulator protective layer, additional procedures and layers are implemented; however, the additional cost of these layers is offset by the savings gained from not fabricating ESD devices in the silicon and the savings in occupied silicon area.

[0033] Although specific circuitry has been set forth, it will be appreciated by those skilled in the art that not all of the disclosed circuitry is required to practice the disclosure. Moreover, certain well known circuits have not been described, to maintain focus on the disclosure.

[0034] Although the present disclosure and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the technology of the disclosure as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

CLAIMS

What is claimed is:

1. An unassembled stacked IC device, comprising:
 - an unassembled tier; and
 - a first unpatterned layer on the unassembled tier, the first unpatterned layer protecting the unassembled tier from ESD events.
2. The unassembled stacked IC device of claim 1, in which the first unpatterned layer thickness is between 100 and 50000 Angstroms.
3. The unassembled stacked IC device of claim 1, in which the first unpatterned layer is a metal layer.
4. The unassembled stacked IC device of claim 3, further comprising a second unpatterned layer on the first unpatterned layer to prevent oxidation of the first unpatterned layer.
5. The unassembled stacked IC device of claim 3, in which the first unpatterned layer may be later patterned into tier-to-tier connections.
6. The unassembled stacked IC device of claim 1, in which the first unpatterned layer is a semiconductor layer.
7. The unassembled stacked IC device of claim 6, in which the first unpatterned layer may be later patterned into tier-to-tier connections.
8. The unassembled stacked IC device of claim 1, in which the first unpatterned layer is an insulator layer.
9. The unassembled stacked IC device of claim 8, in which the first unpatterned layer may be later patterned to expose tier-to-tier connections.
10. The unassembled stacked IC device of claim 8, in which the first unpatterned layer may be later removed to expose tier-to-tier connections.
11. A method for manufacturing a stacked IC device, comprising:

manufacturing a tier of the stacked IC device; and
depositing an unpatterned layer on the tier before transporting to an assembly plant, the unpatterned layer protecting the tier from ESD events.

12. The method of claim 11, in which depositing the unpatterned layer comprises depositing an insulating layer.

13. The method of claim 11, in which depositing the unpatterned layer comprises depositing one of silicon dioxide, silicon nitride, or polymer.

14. The method of claim 11, in which depositing the unpatterned layer comprises depositing a conducting layer.

15. The method of claim 11, in which depositing the unpatterned layer comprises depositing a semiconducting layer.

16. A method for manufacturing a stacked IC device, comprising:
altering an unpatterned layer protecting a tier of a stacked IC device from ESD events to allow the tier of the stacked IC device to be integrated into the stacked IC device; and
integrating the tier into the stacked IC device.

17. The method of claim 16, in which altering the unpatterned layer comprises patterning an insulator layer.

18. The method of claim 17, in which altering the unpatterned layer comprises removing the unpatterned layer to expose tier-to-tier connections of the stacked IC device.

19. The method of claim 17, in which altering the unpatterned layer comprises patterning the unpatterned layer to expose tier-to-tier connections of the stacked IC device.

20. The method of claim 16, in which altering the unpatterned layer comprises patterning a semiconductor layer.

21. The method of claim 20, in which altering the unpatterned layer comprises patterning the unpatterned layer to create tier-to-tier connections.

22. The method of claim 16, in which altering the unpatterned layer comprises patterning a conductor layer.

23. The method of claim 22, in which altering the unpatterned layer comprises patterning the unpatterned layer to create tier-to-tier connections.

24. An unassembled stacked IC device, comprising means for shielding the unassembled stacked IC device from ESD events prior to assembling the stacked IC device.

25. The unassembled stacked IC device of claim 24, in which, after assembling the stacked IC device, the means for shielding is configured into means for connecting a first tier to a second tier.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

6/6




FIG. 6

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2009/060764

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01L25/065 H01L23/60

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EP0-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>US 5 448 095 A (HENNESSY JAMES M [US] ET AL) 5 September 1995 (1995-09-05)</p> <p>column 1, line 11 column 1, line 37 – column 2, line 36; figures 1-5</p> <p>-----</p> <p>US 4 883 543 A (GOSSEN JR RICHARD N [US] ET AL) 28 November 1989 (1989-11-28)</p> <p>column 1, line 56 – column 2, line 2; figures 3d,4d column 3, line 21 – column 5, line 28</p> <p>-----</p> <p>–/–</p>	<p>1-5, 8-14, 16-19, 22-25</p> <p>1,6-8, 11-13, 15-17, 20,21,24</p>
X		

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

18 January 2010

Date of mailing of the international search report

01/02/2010

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Gospodinova, M

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2009/060764

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2004/121571 A1 (UCHIKOSHI KEN [JP] ET AL) 24 June 2004 (2004-06-24) paragraph [0085]; figure 14 paragraph [0080] -----	1,8-13, 16-19,24
X	WO 99/46820 A (ORYX TECHN CORP [US]) 16 September 1999 (1999-09-16) page 6, line 25 – page 8, line 9; figures 5,6 -----	1,11-13, 16-19,24
A	WO 2008/057837 A (INTEL CORP [US]; HE JUN [US]; LEE KEVIN J [US]; GADRE KAUSTUBH S [US];) 15 May 2008 (2008-05-15) paragraph [0024]; figure 2 -----	11-15
A	US 5 587 341 A (MASAYUKI WATANABE [JP] ET AL) 24 December 1996 (1996-12-24) figures 4,5,9,10 -----	1-25
A	US 2001/008794 A1 (AKAGAWA MASATOSHI [JP]) 19 July 2001 (2001-07-19) figures 1A-1D,2,4A-4C -----	1-25

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2009/060764

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 5448095	A	05-09-1995	NONE		
US 4883543	A	28-11-1989	NONE		
US 2004121571	A1	24-06-2004	JP 2004193491 A		08-07-2004
			US 2008277794 A1		13-11-2008
			US 2010007024 A1		14-01-2010
			US 2007066050 A1		22-03-2007
WO 9946820	A	16-09-1999	AU 3077599 A		27-09-1999
			EP 1062688 A1		27-12-2000
			JP 2002507062 T		05-03-2002
			US 6130459 A		10-10-2000
			US 6433394 B1		13-08-2002
WO 2008057837	A	15-05-2008	CN 101536173 A		16-09-2009
			DE 112007002587 T5		10-09-2009
			KR 20090086547 A		13-08-2009
			US 2008122078 A1		29-05-2008
US 5587341	A	24-12-1996	NONE		
US 2001008794	A1	19-07-2001	JP 4251421 B2		08-04-2009
			JP 2001196525 A		19-07-2001