PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶: H01L 23/373, 23/367, 23/498, 23/50

A1

(11) International Publication Number:

WO 96/12299

(43) International Publication Date:

25 April 1996 (25.04.96)

(21) International Application Number:

PCT/US95/01180

(22) International Filing Date:

26 January 1995 (26.01.95)

(30) Priority Data:

08/323.985

17 October 1994 (17.10.94)

US

(71) Applicant: W.L. GORE & ASSOCIATES, INC. [US/US]; 551
Paper Mill Road, P.O. Box 9206, Newark, DE 19714 (US).

(72) Inventors: FISCHER, Paul, James; 419 Southwood Court, Eau Claire, WI 54701 (US). PETEFISH, William, George; 3873 Gunnes Road, Eau Claire, WI 54701 (US).


(74) Agents: SAMUELS, Gary, A. et al.; W.L. Gore & Associates, Inc., 551 Paper Mill Road, P.O. Box 9206, Newark, DE 19714-9206 (US).

(81) Designated States: AM, AT, AU, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, JP, KE, KG, KP, KR, KZ, LK, LR, LT, LU, LV, MD, MG, MN, MW, MX, NL, NO, NZ, PL, PT, RO, RU, SD, SE, SI, SK, TJ, TT, UA, UZ, VN, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

(54) Title: INTEGRATED CIRCUIT PACKAGE



(57) Abstract

An integrated circuit package for housing an integrated circuit (IC) chip and providing electrical connectivity of data signals and voltage signals between the IC chip and an electronic component includes a substrate, an IC chip affixed to the substrate and at least three conductive layers on the substrate. The three conductive layers include at least a first voltage layer adjacent to the substrate for providing a first reference voltage signal (i.e., ground) to the IC chip, a second voltage layer for providing a second reference voltage signal (i.e., power) to the IC chip, and a signal layer. To maximize speed and minimize complexing, all of the data signals to the IC chip are routed on the signal layer. The power and ground layers are closely coupled and separated by a dielectric layer having a relatively high dielectric constant for providing significant decoupling capacitance. A low dielectric layer is provided for separating the power layer from the signal layer. A plurality of electrical connections interconnect bonding pads on the IC chip with the electronic component (e.g., a PCB) by way of at least one of the conductive layers.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
ΑU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
CM	Cameroon	LI	Liechtenstein	SN	Senegal
CN	China	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
CZ	Czech Republic	LV	Latvia	TJ	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali	UZ	Uzbekistan
FR	France	MN	Mongolia	VN	Viet Nam
GA	Gabon			***	* 100 179411

INTEGRATED CIRCUIT PACKAGE

FIELD OF THE INVENTION

The present invention relates to integrated circuit packages, and more particularly, to a high performance package for an integrated circuit.

BACKGROUND OF THE INVENTION

10

15

The function of an integrated circuit package is to provide protection of the circuit, distribute power and signals, and dissipate heat. Rapid advances in semiconductor technology have out paced developments in semiconductor packaging techniques. Specifically, increases in the number of signal and power connections on integrated circuits, larger chip sizes, increased power consumption and higher operating frequencies strain the ability of traditional semiconductor packages to provide reliable, cost-effective performance. While some recent advances in packaging technologies have begun to address some of the needs of higher performance integrated circuits, improved packaging technologies are still needed to allow high I/O count and increased density integrated circuits to perform to levels intended by their designers.

20

Packaging technologies, such as thin quad flat packs (TQFPs), ball grid arrays (BGAs), tape automated bonding (TAB), ultra-thin packages, bare chips or chip-on-board (COB), flip-chip assemblies and multichip modules (MCMs) are now being developed and improved to address performance issues.

25

30

35

In a BGA, in lieu of package pins, an array of solder balls is located on the bottom of a substrate. BGAs permit higher I/O counts without requiring the fine line printed wiring boards required for peripherally leaded packages. BGA yields are typically higher than those for fine-pitch packages, since they have more space between contacts. Further, BGA packages will withstand some degree of mishandling without damaging the leads, whereas fine lead parts must be handled with care before soldering so that the leads are not bent or broken. Thus, BGAs can provide as good as, if not better cost per pin than QFPs. Other benefits of BGAs are that they provide short trace lengths between the package and the printed circuit board (PCB), which reduces signal inductance, and they have a lower profile and a smaller package than

QFPs, which allows for more parts to be placed on a board. The small size also means shorter distances between parts, again reducing signal delays. Moreover, since BGAs have large channels between pads, more signals can be routed on the circuit board.

5

In addition to electrical requirements, heat dissipation is a key factor in designing a semiconductor package, especially since integrated circuit devices are now often used in areas which have little of no air flow. Typically, heat dissipation has been provided through increased air flow (e.g., via fans) and through the use of cooling systems. Techniques for heat dissipation include liquid-cooling techniques, refrigeration, and immersion. However, these techniques are often expensive and impractical for an IC package. A ceramic package is able to handle higher wattages than a plastic package, but ceramic generally is both more expensive and more fragile than plastic. In order to increase heat dissipation in plastic packages, some packages provide thermal vias and heat spreaders between pads. Since the space between pads in BGAs is relatively large, thermal vias can be placed directly under the chip.

15

10

The performance of a package is a function of how many I/O it can provide the integrated circuit, how low the inductance of the signal and power distribution paths, and how well the package removes heat. The cost of a packaging solution is a function of the cost of the package, the assembly process and the cost of preparing the integrated circuit for the type of assembly.

25

30

35

20

BGA packages have been constructed using plastic, ceramic, and thin film-redistribution on top of plastic and ceramic. In the most common case, an integrated circuit is wire bonded to a plastic or ceramic substrate. The die is face up, with its back side bonded to the substrate. On the opposite side of the substrate are the solder balls. Wire bonds are then run from the top of the die and fanned out to the substate. If thin film redistribution is used, the number of wire bonds can be greater and the length somewhat short because the fan out is done in the thin film. While the increase in the number of I/O and the reduced wire bond length is beneficial, the wire bonds are still longer than is desirable because the die bonding surface is as high as 25 mils above the substrate. This leads to minimum wire bond length of approximately 50 mils with the distance to power and ground still further due to the path traveled in the thin film to a power/ground via. Additionally, the thermal path is through the substrate with this configuration and is unsatisfactory for high performance

integrated circuits. Thermal vias can be added to the substrate to marginally improve the heat transfer, but the heat flow is still limited by the printed wiring board. Using thin film redistribution also adds significant cost to the package.

Plastic packages with heat slugs and ceramic packages have been used with cavities where the die is bonded in the cavity and the package is configured in a cavity down arrangement. To handle medium to high I/O counts in this configuration multiple signal bonding shelves are built into the package. While these packages represent an improvement in thermal performance over the ones above the requirement of multiple bonding rows significantly increase the wire bond length. Lengths of 150 mils are common. This wire length increases the inductance of the signal and power distribution limiting the frequency of operation, the number of I/O that can be switched simultaneously on the integrated circuit, and hence limits the performance of the integrated circuit.

15

10

5

Flip chip die attach has been used with the thin film redistribution packages above greatly improving the number of I/O connections. However, cost for the additional metalurgy on the integrated circuit, lack of infrastructure for integrated circuits or this type of assembly and the requirements for adding a metal lid on the package make this method currently cost prohibitive.

20

Another drawback of ceramic packages is that the coefficient of thermal expansion (CTE) of ceramic is very different from the CTE of the printed circuit board (PCB), such as a typical FR-4 board. Mismatches in CTE can cause stress on solder joints and wire bonds, resulting in poor reliability.

25

Semiconductor packages are subjected to high temperatures during processing, testing and soldering. Accordingly, it is important that the package be able to withstand high temperatures without inhibiting or degrading electrical performance. Water or moisture in a package can cause a breakdown in package electrical performance. Thus, care must be exercised during processing to prevent moisture absorption during processing.

30

35

It would be desirable to provide an integrated circuit package which allows an integrated circuit to operate at the performance level intended by the circuit designer. It would further be desirable to provide such a package which is both very reliable, easy to handle and is capable of dissipating thermal energy generated by an integrated circuit operating at a high frequency. It would further be desirable to provide a package that does not require the modification of metalurgies or the addition of metal layers to standard

WO 96/12299 PCT/US95/01180

-4-

semiconductors. It would further be desirable to provide a package that can utilize the existing wire bond assembly infrastructure. It would also be desirable to provide such an integrated circuit package which absorbs less moisture during fabrication.

5

10

15

20

25

30

35

SUMMARY OF THE INVENTION

Briefly stated, the present invention is directed to a package for an integrated circuit chip which provides a number of improved operating properties over presently available packages. The package of the present invention provides: high density wiring and via formation; close coupled power and ground layers; a single conductive layer through which all data signals are routed; short wire bond lengths; very little moisture absorption; and good heat dissipation characteristics. The properties of the present invention are achieved through the use of a unique combination of materials and structure in layered relation.

In its basic form, the integrated circuit package of the present invention houses an integrated circuit chip and provides electrical connectivity of data signals and voltage signals between the integrated circuit chip and an electronic component, such as a printed circuit board. The package comprises a carrier substrate having a first surface including a die attach region and a signal layer region. An integrated circuit chip having a plurality of bonding pads is affixed to the die attach region of the substrate. The package has at least three conductive layers on the signal layer region of the substrate for conducting electrical signals. The conductive layers comprises a signal layer for routing all of the data signals and at least a first voltage layer for providing a first reference voltage signal to the integrated circuit chip and a second voltage layer for providing a second reference voltage signal to the integrated circuit chip. A plurality of dielectric layers separate the conductive layers from each other and a plurality of electrical connections interconnect the chip bonding pads with the electronic component by way of at least one of the conductive layers for conducting electrical signals therebetween.

In a preferred embodiment, the integrated circuit package of the present invention comprises a carrier substrate having a first surface including a die attach region, a signal layer region and an outer perimeter. An integrated circuit chip having a plurality of bonding pads is affixed to the die attach region

5

10

15

20

25

30

35

of the substrate. Again, at least three conductive layers are affixed, in layered relation to one another, on the signal layer region of the substrate for conducting electrical signals. The conductive layers comprise a signal layer and at least a first voltage layer for providing a first reference voltage signal to the integrated circuit chip and a second voltage layer for providing a second reference voltage signal to the integrated circuit chip, wherein all of the data signals are routed on the signal layer. The first and second voltage layers comprise power and ground layers. The power and ground layers are closely coupled to provide low power to distribution impedance. A plurality of dielectric layers are provided for separating the conductive layers from each other and a plurality of wire bonds interconnect the chip bonding pads with the signal layer for conducting electrical signals therebetween. An encapsulant may be formed around the integrated circuit chip and the wire bonds to encapsulate the integrated circuit chip and the wire bonds. A first plurality of interconnect vias between the signal layer and the voltage layers provide electrical connectivity between the voltage layers and the signal layer located adjacent to the integrated circuit chip and a plurality of package leads electrically connected to the signal layer provide electrical connectivity between the electronic component and the package. A second plurality of interconnect vias between the signal layer and the voltage layers provide electrical connectivity between the package leads and the first and second voltage layers, and are located proximate to the outer perimeter of the substrate.

In another preferred embodiment of the present invention, the integrated circuit package comprises a carrier substrate having a first surface including a die attach region and a signal layer region. An integrated circuit chip is affixed to the die attach region, the integrated circuit chip including a plurality of bonding pads. At least three conductive layers on the signal layer region of the substrate are provided for conducting electrical signals, the conductive layers comprising at least a first voltage layer adjacent to the substrate for providing a first reference voltage signal to the integrated circuit chip, a second voltage layer for providing a second reference voltage signal to the integrated circuit chip, and a signal layer, wherein all of the data signals are routed on the signal layer. A plurality of dielectric layers are provided for separating the conductive layers from each other, wherein the dielectric layer separating the second voltage layer and the signal layer comprises cyanate

WO 96/12299 PCT/US95/01180

semiconductors. It would further be desirable to provide a package that can utilize the existing wire bond assembly infrastructure. It would also be desirable to provide such an integrated circuit package which absorbs less moisture during fabrication.

-4-

5

10

15

20

25

30

35

SUMMARY OF THE INVENTION

Briefly stated, the present invention is directed to a package for an integrated circuit chip which provides a number of improved operating properties over presently available packages. The package of the present invention provides: high density wiring and via formation; close coupled power and ground layers; a single conductive layer through which all data signals are routed; short wire bond lengths; very little moisture absorption; and good heat dissipation characteristics. The properties of the present invention are achieved through the use of a unique combination of materials and structure in layered relation.

In its basic form, the integrated circuit package of the present invention houses an integrated circuit chip and provides electrical connectivity of data signals and voltage signals between the integrated circuit chip and an electronic component, such as a printed circuit board. The package comprises a carrier substrate having a first surface including a die attach region and a signal layer region. An integrated circuit chip having a plurality of bonding pads is affixed to the die attach region of the substrate. The package has at least three conductive layers on the signal layer region of the substrate for conducting electrical signals. The conductive layers comprises a signal layer for routing all of the data signals and at least a first voltage layer for providing a first reference voltage signal to the integrated circuit chip and a second voltage layer for providing a second reference voltage signal to the integrated circuit chip. A plurality of dielectric layers separate the conductive layers from each other and a plurality of electrical connections interconnect the chip bonding pads with the electronic component by way of at least one of the conductive layers for conducting electrical signals therebetween.

In a preferred embodiment, the integrated circuit package of the present invention comprises a carrier substrate having a first surface including a die attach region, a signal layer region and an outer perimeter. An integrated circuit chip having a plurality of bonding pads is affixed to the die attach region

5

10

15

20

25

30

35

Certain terminology is used in the following description for convenience only and is not limiting. The words "inwardly" and "outwardly" refer to directions towards and away from, respectively, the geometric center of the integrated circuit package and designated parts thereof. The words "upper" and "lower" refer to directions on opposing sides of the package and designated parts thereof. The terminology includes the words specifically mentioned, derivatives thereof and words of similar import.

Note also, for simplicity and clarity, elements shown in the Figs. are not necessarily drawn to scale. For example, the dimensions of some of the elements are exaggerated relative to each other for clarity.

Although integrated circuit packages are known and have been used for many years, no known integrated circuit packages have used the unique combination of materials and features employed in the present invention. The preferred embodiments of the present invention combine a polytetrafluoroethylene (PTFE) composite dielectric layer with electrically conductive power, ground, and signal layers. This combination has been found to yield surprisingly good results for providing an integrated circuit package which absorbs less water, allows for closely coupled power and ground layers, and allows for the implementation of high density wiring and via formation. Further, by limiting routing of all data signals to a single layer and providing separate layers for power and ground, the package exhibits excellent electrical characteristics. Thermal spreading is accomplished by providing a thermal spreader attached to a substrate of the package. Other improvements over known semiconductor packages will also become apparent from the description of the present invention provided below.

Referring now to the drawings in detail, wherein like numerals indicate like elements throughout, there is shown a presently preferred embodiment of an integrated circuit package, indicated generally at 10. The package 10 houses an integrated circuit chip 22 and provides electrical connectivity of data signals and voltage signals between the chip 22 and an electronic component. The electronic component is typically a printed circuit board (PCB) populated with a plurality of other electronic devices.

The package 10 comprises a carrier substrate 14 having a first surface 16 including a die attach region 18 and a signal layer region 20. Suitable substrate materials may be a rigid substrate or a flexible film, such as is normally used and known by those of ordinary skill in the art. For example,

5

10

15

20

25

30

35

substrate materials such as ceramic, silicon, silicon dioxide, metal, or reinforced plastic with thermal vias (e.g., glass reinforced epoxy, glass reinforced polyimide, glass reinforced polyester, glass reinforced PTFE, polyimide, polyester, and other high temperature thermoplastics, alone or in conjunction with glass or other reinforcing materials or metal clading) may be used. Other material properties for the substrate 14 will be discussed in greater detail below.

The integrated circuit chip 22 is affixed to the die attach region 18 of the substrate 14. A variety of IC chips 22 may be used with the package 10 of the present invention, although the package 10 is more specifically directed for use with high performance IC chips which include a plurality of bonding pads 24 for electrically connecting the chip 22 to the package 10, such as full-custom application specific integrated circuits (ASICs), semi-custom ASICs, and other high performance IC chips. The types of IC chip 22 is generally of the type which comprises a die cut from a silicon wafer. This type of IC chip 22 is generally well known to those of ordinary skill in the art.

Generally, the die attach region 18 is centrally located on the first surface 16 of the substrate 14 and is surrounded by the signal layer region 20. As shown in Fig. 1, in a preferred embodiment of the present invention, the die attach region 18 comprises a cavity recessed in the first surface 16 of the substrate 14. The cavity is very precisely cut or formed in the substrate 14 by molding, photo-etching, or routing, and is sized to be only very slightly (20-50 mils) larger or oversized than the chip 22 so that electrical interconnects between the chip 22 bonding pads 24 and the signal layer region 20 are of minimal length. An alternate method of forming the cavity is to form it in the stiffener ring 54 by photo-etching routing or punching and then bonding the ring to the substrate 14 to form the cavity. The chip 22 is also very precisely aligned and placed within the cavity before being affixed to the die attach region 18. The package 10 is not limited to any particular size chip 22, and can be constructed to house chips which range in size, for instance, from 5 mm to 20 mm square. Although many chips are square, it will be apparent to those of ordinary skill in the art that differently shaped chips can also be housed in the package 10 of the present invention.

The chip 22 is affixed to the die attach region 19 so that the chip 22 is mechanically secure and will not move or come loose, which could cause damage to the electrical connections between the chip 22 and the package

5

10

15

20

25

30

35

10. A die attach adhesive 26, such as a conductive liquid epoxy can be used to affix the chip 22 to the die attach region 18, as is known by those of ordinary skill in the art or other die bond methods can be used to attach the chip 22 to the substrate 14. However, in the presently preferred embodiment of the invention, the die attach adhesive 26 is a thermally and electrically conductive thermoplastic adhesive, such as Staystik™ available from Alpha Metals Co. of Jersey City, New Jersey. Conductive adhesives have conductive particles suspended in the adhesive. A thermoplastic adhesive is used because, while the adhesive melts, it is viscous, and therefore, it does not flow out and around the chip 22 and cover the chip bond pads 24. Other thermoplastic adhesives which can be used to secure the chip 22 to the substrate 14 are disclosed in U.S. Patent Application Serial No. 08/196,048 filed February 14, 1994, which is incorporated herein by reference. Thus, by attaching the chip 22 within a precisely formed and sized cavity within the substrate 14, the lengths of interconnects between the chip bond pads 24 and the package 10 are minimized.

Referring now to Figs. 2, 3 and 7, the package 10 further comprises at least three conductive layers on the signal layer region 20 of the substrate 14 for conducting electrical signals. The conductive layers comprise at least a first voltage layer 28 for providing a first reference voltage signal to the chip 22 and a second voltage layer 30 for providing a second reference voltage signal to the chip 22 and a signal layer 32 for providing data signal connectivity to the chip 22. In the presently preferred embodiment, the first reference voltage layer 28 is a reference ground layer or plane located adjacent and attached to the substrate 14 signal layer region 20 for providing a ground signal to the chip 22. The first voltage layer 28 is attached to the substrate 14 with an electrically conductive thermoplastic, such as the thermoplastic adhesive 26 used to attach the chip 22 to the substrate 14. Indeed, as shown in Fig. 2, the same adhesive 26 is used to attach the first voltage layer 28 to the substrate 14 as is used to attach the chip 22 to the substrate 14. Alternatively, the first voltage layer 28 can also be formed integral with the substrate 14 (Fig. 3) instead of being attached by an adhesive. The first voltage layer 28 is constructed of a conductive material, metal or metal alloy, which in the preferred embodiment is preferably a metal, such as, but not limited to copper, gold, silver, nickel, aluminum, or an alloy thereof and is approximately 25 - 500 microns in thickness for the ring thickness. These metals are preferred

WO 96/12299 PCT/US95/01180

5

10

15

20

25

30

35

because of their superior thermal and electrical conductive properties.

However, other conductive materials, metals and metal alloys known to those of ordinary skill in the art can also be used, such as Copper Invar Copper.

-10-

The second voltage layer 30 comprises a plane parallel to the first voltage layer 28 and in the preferred embodiment, provides a reference voltage level to chip 22, such as a 3.3 V or 5 V power signal commonly used by integrated circuits, such as chip 22, and is constructed of a conductive material, metal or metal alloy, which in the preferred embodiment is preferably a metal, such as, but not limited to copper, gold, silver, nickel, aluminum, or an alloy thereof and is approximately 1 - 25 microns in thickness. The second voltage layer 30 (power) is closely coupled to the first voltage layer 28 (ground) for providing a significant level of decoupling capacitance. One benefit of the increased decoupling capacitance is that it allows for more simultaneous switching of data signals on the signal layer 32 without compromising the individual signal integrity of the data signals or requiring specialized routing of data signals to prevent the effects of simultaneous switching on signal lines on the signal layer 32.

The signal layer 32 comprises a conductive material layer which lies in a plane parallel to the first and second voltage layers 28, 30. The signal layer 32 provides a conductive layer for routing all of the data signals to and from the chip 22 within the package 10. Similar to the other conductive layers 28, 30, the signal layer 32 is constructed of a conductive material, metal or metal alloy, which in the preferred embodiment is copper or copper-nickel-gold and is approximately 1 - 25 microns in thickness. The data signals are patterned on the signal layer 32 through any suitable technique, such as by subtractive, additive, semiadditive, or lift-off techniques. Thus, in summary, the first conductive layer 28 is the grounding layer, the second conductive layer 30 is the supply voltage layer, and the third conductive layer 32 is the signal layer.

In an alternative preferred embodiment, the package 10, as shown in Fig. 6, includes a fourth conductive layer 36 located between the signal layer 32 and the first voltage layer 28. The fourth conductive layer 36 is used as a third voltage layer and comprises a plane parallel to the first and second voltage layers 28, 30 and is used to provide a reference voltage level to chip 22, such as a 3.3 V or 5 V power signal. This embodiment of the package 10 is used for providing two different voltages (e.g. 3.3 V and 5 V) to an IC chip which requires or operates using two different voltage signals in addition to

ground. The fourth conductive layer 36 is constructed of a conductive material, metal or metal alloy, which in the preferred embodiment is a metal, such as, but not limited to copper, gold, silver, nickel, aluminum, or an alloy thereof and is approximately 1 - 25 microns in thickness.

5

10

Although the remaining description of the present invention is generally described in reference to a three conductive layer package, it should be understood that a fourth conductive layer 36 for providing a second power signal to an IC chip or other layers may be provided and constructed through any conventional method. Thus, a package 10 according to the present invention can have four conductive layers, in which one layer 28 comprises a first reference voltage layer, such as a ground plane, one layer 30 comprises a second reference voltage layer, one layer 36 comprises a third reference voltage layer and one layer 32 comprises a signal routing layer. Such a package 10 supports an IC chip 22 which, for instance, uses both 3.3V and 5V signals and prevents or limits degraded 5V signals. Although current mixed voltage parts generally operate using both 3.3V and 5V signals, it will be apparent to those of ordinary skill in the art that other voltage level signals can be mixed and that the present invention can be used to house IC chips which operate using different mixed voltage levels.

20

25

30

15

The package 10 further comprises a plurality of dielectric layers for separating the conductive layers from each other. A first dielectric layer 38 separates the first voltage layer 28 (ground) from the second voltage layer 30 (power). In the presently preferred embodiment, the first dielectric layer 38 between the first and second voltage layers 28, 30 has a generally high dielectric constant, the constant being in a range from 8 to 25, for providing increased decoupling capacitance between the first and second voltage layers 28, 30. Many materials provide adequate electrical characteristics and material strength for the dielectric layer 38 separating the first and second voltage layers 28, 30. In the presently preferred embodiment, the first dielectric layer 38 is a fluoropolymer based material, such as a cyanate ester, barium titanate, or titanium dioxide filled expanded polytetrafluoroethylene (PTFE) membrane which ranges in thickness from approximately 12 microns to 75 microns. Expanded PTFE is described in U.S. Patent No. 3,953,566 to Gore, which is incorporated herein by reference.

35

A second dielectric layer 40 separates the second voltage layer 30 (power) from the signal layer 32. In the presently preferred embodiment, the

5

10

15

20

25

30

35

second dielectric layer 40 has a generally low dielectric constant, the constant being in a range from 2.5 to 3.2, for providing reduced time of flight on the signal layer 32. Many materials, such as epoxy/glass, polyimide/glass, and photoimageable epoxies provide adequate electrical characteristics and material strength for the dielectric layer 40 separating the second voltage layer 30 and the signal layer 32. Although newly available polyimide dielectrics have low coefficients of thermal expansion to match silicon or alumina substrate materials and low out-gassing and high thermal stability characteristics to allow for use in hermetically-sealed packages, the dielectric constant of these materials is still generally greater than 3.2 3.0. In the presently preferred embodiment, the second dielectric layer 40 is fluoropolymer based material, and is preferably constructed of a cyanate ester filled expanded polytetrafluoroethylene (PTFE) membrane which has a dielectric constant of approximately 2.6 or a silicon dioxide filled expanded PTFE membrane which has a dielectric constant of approximately 2.9. Preferably the second dielectric layer 40 ranges in thickness from approximately 12 microns to 50 microns.

The use of PTFE dielectric layers allows the power and ground layers 28, 30 to be very closely coupled, since the PTFE can be formed into very thin layers (less than 5 microns), thereby providing significantly lower inductance bond paths compared to present peripheral bonded chip packages. The lower inductance allows the IC chip 22 to be operated at very high frequencies. As previously discussed, plastic packages are subject to moisture absorption problems. In addition, some dielectric materials are hydrophilic, requiring dehydration processes and other measures to ensure long term product reliability. Since PTFE has low water absorption, reliability problems caused by water absorption and retention are minimized. Moreover, the elasticity of the fluoropolymer-based material dielectric layers 38, 40 allows the package 10 to accommodate mechanical stresses between the substrate 14 and the chip 22, such as pressure on the chip 22 during socketing. This helps to relieve some of the stress due to the difference in CTE between the chip 22 (e.g., silicon) and the electronic component (e.g., FR-4 printed circuit boards). The first and second dielectric layers 38, 40 are laminated or similarly affixed to the first voltage layer 28 and the second voltage layer 30, respectively, during fabrication of the package 10.

WO 96/12299 PCT/US95/01180

5

10

15

20

25

30

35

-13-

The package 10 further comprises a plurality of electrical connections for interconnecting the IC chip 22 bonding pads 24 with the electronic component by way of at least one of the conductive layers 28, 30, 32, 36 for conducting electrical signals therebetween. In the presently preferred embodiment, the chip bonding pads 24 are each electrically connected to a signal layer bonding pad 42 on the signal layer 32 by bond wires 44. Of course, it will be understood by those of ordinary skill in the art that every chip bonding pad 24 might not be used, since it is common that some of an IC chip's pads are not used, or that some of the IC chip pads are used only as test points when testing the chip while it is still on the wafer to choose good die, prior to installing the chip 22 in a package, such as the package 10 of the present invention. The bond wires 44 are constructed of a highly conductive material. such as gold or aluminum. By providing very short wire lengths, the package 10 has decreased parasitic capacitance and inductance, thereby increasing signal bandwidth. It is well known to those of ordinary skill in the art how to wire bond from a chip pad to a signal layer pad, accordingly, this process will not be described in further detail herein.

The signal layer bonding pads 42 on the signal layer 32 are connected to signal traces on the signal layer 32 or, for power and ground signals, the signal layer bonding pad 42 is connected to either the second voltage layer 30 or the first voltage layer 28, respectively, by vias 46 extending between the signal layer 28 and the second voltage layer 30 and vias 48 between the second voltage layer 30 and the first voltage layer 28. The vias 46, 48 used to interconnect the conductive layers 28, 30, 32 are approximately 25 microns in diameter. By providing vias 46, 48 of such a diameter allows for very high density routing of signals on the signal layer 32. Because the package 10 provides for very short bond wires 44, the package 10 provides significant performance advantages, such as reduced signal inductance. In addition, by providing a separate layer 32 for routing all of the data signals to/from the IC chip 22, the signal layer 32 allows and uses high density routing/tracing of data signals. Individual signal traces on the signal layer 32 are approximately 25 microns in width and spaced from adjacent signal lines by approximately 25 microns. By providing for high density wiring on the signal layer 32, the signal layer bonding pads 42 are spaced relatively close together and adjacent to the chip bonding pads 24. Accordingly, there is little variation between the pitch of the pads 24 on the IC chip 22 and the pitch of the pads 42 on the signal layer

-14-

32. This is an important factor in minimizing the length of the bond wires 44, which, as previously discussed, decreases signal propagation delay. The conductive layers may be interconnected by vias through conventional methods.

5

10

In the presently preferred embodiment, the package 10 further comprises an encapsulant 50, preferably formed over the IC chip 22, the bond wires 44 and at least a portion of the signal layer 32 to encapsulate the IC chip 22 and the bond wires 44. The encapsulant 50 protects the IC chip 22 and the delicate bond wires 44 from physical and environmental damage. The encapsulant 50 is preferably a low modulus plastic which is overmolded over the IC chip 22 and the bond wires 44. Silicone, epoxy, silicone-epoxy resins and similar materials can be used and are known by those of ordinary skill in the art.

15

A second plurality of interconnect vias, similar to the first plurality of interconnect vias 46, 48, are provided for electrically connecting the first and second voltage layers 28, 30 to the signal layer 32 for electrically contacting a plurality of package leads 52. The second plurality of interconnect vias, in the presently preferred embodiment, are located adjacent to an outer perimeter of the substrate 14 and proximate the package leads 52. The second plurality of vias are provided for electrically connecting a selected predetermined plurality of the package leads 52 to the first and second voltage layers 28, 30 in order to provide electrical connectivity between the package leads 52 and the IC chip 22. The second plurality of vias are sized, shaped and formed similar to the first plurality of vias 46, 48 and are approximately 25 microns in diameter. In the preferred embodiment, the package 10 employs vias only for connecting to the power and ground layers 30, 28 and eliminates the use of signal vias entirely by restricting signal routing to the signal layer 32 itself.

25

20

The package leads 52 provide electrical connectivity between the package 10 and the electronic component, which is generally a printed circuit board. In a first presently preferred embodiment of the invention, as shown in Figs. 1 and 4, the package leads 52 comprise a ball grid array (BGA), in which solder balls are attached in an area array configuration on the signal layer 32, preferably proximate the outer perimeter of the signal layer 32 and the package 10. BGAs are known to enable better ways to produce high pin count devices in a small footprint. For instance, the package 10 can be used to house 0.5-micron CMOS ASICs with I/O counts ranging from under 100 to

30

35

5

10

15

20

25

30

. 35

greater than 500. Thus, it should be understood by those of ordinary skill in the art that a variety of IC chips 22 can be housed in the package 10, and the package 10 is not limited to housing any particular circuit type, such as CMOS or gallium arsenide circuits. The solder balls can be constructed of a 90% Pb -10% Sn solder alloy, 63% Pb - 37% Sn, Tin-Bismuth, or other typical interconnect metalurgy. A 90% Pb - 10% Sn solder alloy used for a BGA does not melt and collapse during typical surface mount assembly and provides for good attachment reliability. Further, 90% Pb - 10% Sn solder is more fatigueresistant than eutectic and near-eutectic (e.g., 62% Sn - 36% Pb - 2% Ag) solder. Solder balls can be reflow soldered directly to any substrate using conventional surface mount processes. The nominal diameter of the solderable surface of a solder pad used in a BGA is generally from 23 to 25 mils or greater for a plastic BGA and 28.5 mils for a ceramic BGA. The difference in diameters is because ceramic BGAs tend to employ a larger diameter solder ball (typically 35 mils for ceramic BGA, compared to 30 mils for plastic BGA) to give it an increased board mounted joint standoff height. The package 10 can also use low profile (150 micron) solder bumps or other conventional BGA solder balls. Bump pitch (i.e., minimum bump-to-bump distance) is in the range of 0.5 to 1.5 mm. Solder bumps can be reflowsoldered to ordinary FR-4 printed circuit boards, using standard pick-and-place assembly equipment and IR energy, vapor phase, or hot-gas soldering techniques.

The plastic BGA solder joint has a 179°C to 183°C solidus (melt temperature) and collapses approximately 10 mils during reflow. The collapsing ball, along with solder paste applied to the electronic component (i.e., the PCB) prior to package 10 placement for surface-mount assembly, accommodates for some package warpage associated with the PBGA. Current Jedec standards prescribe BGA coplanarity to be 0.15 mm (5.91 mils) or better in the registration for ceramic or plastic BGAs. The forgiveness of a collapsing joint is not necessary in the case of a CBGA, where the flatness of the ceramic body is usually well within the Jedec guideline. Besides providing an electrical connection to the electronic component, BGA solder joints are the complete means of mechanical attachment. The array of balls on the BGA package 10 ultimately absorbs all the differential thermal expansions between the package 10 and the electronic component during application of thermal-cycling temperature excursions. The differential expansions are the result of

dissimilar package 10 and electronic component (PCB) material coefficients of thermal expansion and temperature gradients within the package 10. For a plastic BGA, the material that is the main source of mismatch is the silicon IC 22 itself, which has an expansion coefficient almost an order of magnitude lower than most of the other materials that make up the package, such as BT/glass, PBGA substrate, mold compound, FR-4/glass, copper and solder. For that reason, the solder joints under the die or circuit exhibit the most strain and have been shown to fail first in thermal cycling. Solder joint reliability is also proportional to the die size. The source of the expansion mismatch for a ceramic BGA is the ceramic body itself, which has about one-quarter to one-half the expansion coefficient of the typical printed circuit board onto which it is mounted. On the ceramic BGA, solder joint failure occurs first on joints that are farthest away from the package center.

The present invention provides package enhancements which lessen the effect of the silicon mismatch in conventional plastic BGA packages and reduce the solder joint fatigue in ceramic BGA packages without increasing the stand-off height of the solder bumps. The cavity down design eliminates the possibility of solder balls under the die. Special high lead solder bumps or columns are not required because CTE mismatch stresses are relieved by the selection of substrate material with a CTE closer to the printed circuit board. This allows for a low stress package to board interface and virtually eliminates the possibility of solder-attached cracking failures, which are typical problems caused by CTE mismatches between the substrate 14 and the printed circuit board. This allows the package 10 to be used for larger die than conventional plastic BGA packages and larger package sizes than ceramic.

In a second preferred embodiment, the package leads 52 comprise a land grid array. As shown in Fig. 8, a land grid array is similar to a ball grid array except that interconnection between the package 10 and the electronic component are provided by sockets, elastomeric connectors, or other methods, instead of by reflowed solder balls.

The layout of the package leads 52 are not constrained by the package 10 of the present invention and can be optimally configured for reliable performance and assembly yield. For instance, contact pads can be spaced 50 mils (1.27mm) apart or closer.

The packaging material is also an important factor in heat dissipation. Since high performance ICs dissipate a significant amount of power, the

15

10

5

20

25

30

35

WO 96/12299 PCT/US95/01180

-17-

package has to supply a good thermal path to remove the heat generated. Excess temperature of the IC can degrade circuit electrical performance or cause premature failure of the IC or package. The poor heat transfer characteristic of most plastics limit heat dissipation. Ceramic has better heat transfer than the plastic packages, but is not as conductive as many of the substrate choices available to package 10. The package 10 of the present invention allows for significant thermal dissipation by employing a material for the substrate 14 which conducts heat, such as copper, copper (20%)-invar (60%)-copper(20%), copper (20%)-molybdenum(60%)-copper(20%), aluminum, alumina, aluminum nitride, silicon carbide, mullite, cordierite, invar (100%), molybdenum, silicon, or like materials. If required to provide additional surface area to a heat sink, substrate 14 can exceed the area of the signal area. An example of this construction is shown in Figure 9.

5

10

15

20

25

30

35

In a preferred embodiment, the substrate 14 comprises a thermal spreader and because the IC chip 22 is attached directly to the substrate 14, preferably by the thin thermally conductive thermoplastic adhesive 24, heat generated by the IC chip 22 travels away from the chip 22 through the substrate 14. In the presently preferred embodiment, the thermal spreader is constructed of copper because copper is CTE matched to the printed circuit board while providing excellent heat dissipation. Further, a heat sink could be attached to the package 10 to enhance heat dissipation.

Alternatively, since differences in CTE between the IC chip 22 and the substrate 14 can cause enormous shear forces, which lead to cracking of the die, the material of the substrate 14 can be chosen so that the CTE of the substrate 14 approximates the CTE of the IC chip 22, such as aluminum nitride, silicon carbide, mullite, cordierite, silicon, or like materials.

Alternatively, the material of the substrate 14 can be chosen such that the CTE of the substrate 14 is intermediate to the value of the CTE of the electronic component and the CTE of the IC chip 22.(e.g., copper (20%)-invar (60%)-copper(20%), copper (20%)-molybdenum(60%)-copper(20%) or like materials) Further, in addition to providing thermal dissipation, a metal substrate can be used as an active ground plane to suppress EMI noise.

One of the problems with laminated packages is that they tend to warp when subjected to heat. In order to prevent warping, as shown in Figs. 4-6, the conductive layers 28, 30, 32 can be fabricated on a stiffener ring 54 prior to being attached to the substrate 14. The stiffener ring 54 can be constructed

5

10

15

20

from a material which has a high flex modulus, such as copper, copper (20%)-invar (60%)-copper(20%), copper (20%)-molybdenum(60%)-copper(20%), aluminum, alumina, aluminum nitride, silicone carbide, mullite, cordierite, invar (100%), molybdenum, silicon, or like materials and is preferably the same composition of the substrate 14.

From the foregoing description, it can be seen that the preferred embodiments of the invention comprise an integrated circuit package 10 which exhibits excellent electrical performance characteristics. The integrated circuit package 10 is ideally suited for housing high I/O count IC chips which operate at high frequencies. The package 10 minimizes lead and total package inductance, as well as provides significant decoupling capacitance. In addition, the package 10 provides excellent thermal dissipation. Package 10 reliability is very good due to the ability to match the package CTE to the IC chip 22 CTE. Moreover, it is clear that packages 10 according to the present invention may be fabricated using a variety of I/O methodologies (e.g., ball grid array, land grid array) and accordingly, the present invention should not be specifically limited to any particular I/O type package.

It will be appreciated that changes and modifications may be made to the above described embodiments without departing from the inventive concept thereof. Therefore, it is understood that the present invention is not limited to the particular embodiment disclosed, but is intended to include all modifications and changes which are within the scope and spirit of the invention as defined by the appended claims.

5

10

15

20

25

30

CLAIMS:

1. An integrated circuit package for housing an integrated circuit chip and providing electrical connectivity of data signals and voltage signals between the integrated circuit chip and an electronic component, the package comprising:

a carrier substrate having a first surface including a die attach region and a signal layer region;

an integrated circuit chip affixed to the die attach region, the integrated circuit chip including a plurality of bonding pads;

at least three conductive layers on the signal layer region of the substrate for conducting electrical signals, the conductive layers comprising a signal layer and at least a first voltage layer for providing a first reference voltage signal to the integrated circuit chip and a second voltage layer for providing a second reference voltage signal to the integrated circuit chip, wherein all of the data signals are routed on the signal layer;

a plurality of dielectric layers for separating the conductive layers from each other; and

a plurality of electrical connections for interconnecting the chip bonding pads with the electronic component by way of at least one of the conductive layers for conducting electrical signals therebetween.

- 2. The package of claim 1 wherein the first voltage layer comprises a reference ground layer adjacent to the substrate for providing a ground signal to the integrated circuit chip and the second voltage layer comprises a reference voltage layer closely coupled to the reference ground layer.
- 3. The package of claim 1 wherein the at least three conductive layers comprises four conductive layers, said four layers comprising a reference ground layer adjacent to the substrate for providing a ground signal to the integrated circuit chip, a first reference voltage layer closely coupled to the reference ground layer for providing a first voltage signal to the integrated circuit chip, a second reference voltage layer for providing a second reference voltage to the integrated circuit chip, and a signal layer.

WO 96/12299 PCT/US95/01180

-20-

4. The package of claim 1 wherein the first voltage layer comprises a ground plane which is attached to the carrier substrate with an electrically conductive thermoplastic.

5. The package of claim 1 wherein the first voltage layer comprises a ground plane which is integral to the carrier substrate.

5

10

15

20

25

30

35

- 6. The package of claim 1 wherein the first voltage layer comprises a ground plane adjacent to the carrier substrate, the second voltage layer comprises a plane parallel to the first voltage layer, and the signal layer comprises a plane parallel to the second voltage layer, wherein the dielectric layer between the signal layer and the second voltage layer has a low dielectric constant.
- 7. The package of claim 6 wherein the low dielectric constant layer comprises a fluoropolymer based material layer.
- 8. The package of claim 7 wherein the fluoropolymer based material layer comprises cyanate ester impregnated PTFE.
- 9. The package of claim 1 wherein the circuit layer includes a perimeter; and the substrate extends beyond the perimeter of the circuit layer.
- 10. The package of claim 1 wherein the first voltage layer comprises a ground plane adjacent to the carrier substrate, the second voltage layer comprises a plane parallel to the first voltage layer, and the signal layer comprises a plane parallel to the second voltage layer, wherein the dielectric layer between the first and second voltage layers has a high dielectric constant
- 11. The package of claim 1 wherein the die attach region comprises a cavity recessed in the first surface of the carrier substrate.
- 12. The package of claim 11 wherein the integrated circuit chip is affixed to the die attach region with a thermoplastic, conductive adhesive.
- 13. The package of claim 1 wherein the carrier substrate comprises a thermal spreader.
- 14. The package of claim 13 wherein the integrated circuit chip is affixed to the thermal spreader with a thermoplastic adhesive.
- 15. The package of claim 13 wherein the thermal spreader comprises a metal.
- 16. The package of claim 15 wherein the metal has a coefficient of thermal expansion which matches a coefficient of thermal expansion of the electronic component.

PCT/US95/01180 WO 96/12299

The package of claim 1 wherein the carrier substrate has a 17. coefficient of thermal expansion which matches a coefficient of thermal expansion of the integrated circuit chip.

-21-

18. The package of claim 1 wherein the carrier substrate has a coefficient of thermal expansion intermediate to a coefficient of thermal expansion of the integrated circuit chip and a coefficient of thermal expansion of the electronic component.

5

10

15

20

25

30

35

19. The package of claim 1 wherein the plurality of electrical connections for interconnecting the chip bonding pads with the electronic component comprises:

a plurality of package leads electrically connected to at least one of the conductive layers for providing electrical connectivity between the package and the electronic component;

a plurality of electrical connections between the integrated circuit chip bonding pads and at least one of the conductive layers;

a first plurality of interconnect vias from the conductive layer which the chip bonding pads are connected to the at least first and second voltage layers for electrically connecting a plurality of the chip bonding pads to the first and second voltage layers, each via connecting said conductive layer to one of the first and second voltage layers; and

a second plurality of interconnect vias from the conductive layer which the package leads are connected to the at least first and second voltage layers for electrically connecting a plurality of the package leads to the first and second voltage layers, each via connecting said conductive layer to one of the first and second voltage layers.

- The package of claim 19 wherein the electrical connections 20. between the chip bonding pads and the at least one of the conductive layers comprise wire bonds.
- The package of claim 20 further comprising an encapsulant 21. formed around the integrated circuit chip and the wire bonds to encapsulate the integrated circuit chip and the wire bonds.
- The package of claim 19 wherein the first plurality of 22. interconnect vias for connecting the first and second voltage layers to the chip bonding pads are adjacent to the die attach region so that an interconnect distance between the chip bonding pads and the first and second voltage layers is minimized.

5

10

15

20

25

30

35

- 23. The package of claim 22 wherein the second plurality of interconnect vias for connecting the package leads to the first and second voltage layers are adjacent to an outer perimeter of the carrier substrate.
- 24. The package of claim 19 wherein the package leads comprise a ball grid array.
 - 25. The package of claim 19 wherein the package leads comprise a land grid array.
 - 26. An integrated circuit package for housing an integrated circuit chip and providing electrical connectivity of data signals and voltage signals between the integrated circuit chip and an electronic component, the package comprising:

a carrier substrate having a first surface including a die attach region, a signal layer region and an outer perimeter;

an integrated circuit chip affixed to the die attach region, the integrated circuit chip including a plurality of bonding pads;

at least three conductive layers on the signal layer region of the substrate for conducting electrical signals, the conductive layers comprising a signal layer and at least a first voltage layer for providing a first reference voltage signal to the integrated circuit chip and a second voltage layer for providing a second reference voltage signal to the integrated circuit chip, wherein all of the data signals are routed on the signal layer and the first and second voltage layers comprise power and ground layers, the power and ground layers being closely coupled to provide low power to ground inductance:

a plurality of dielectric layers for separating the conductive layers from each other; and

a plurality of wire bonds for interconnecting the chip bonding pads with the signal layer for conducting electrical signals therebetween;

an encapsulant formed around the integrated circuit chip and the wire bonds to encapsulate the integrated circuit chip and the wire bonds;

a first plurality of interconnect vias between the signal layer and the voltage layers for providing electrical connectivity between the voltage layers and the signal layer located adjacent to the integrated circuit chip;

a plurality of package leads electrically connected to the signal layer for providing electrical connectivity between the electronic component and the package; and

a second plurality of interconnect vias between the signal layer and the voltage layers for providing electrical connectivity between the package leads and the first and second voltage layers, the second plurality of vias being located proximate to the outer perimeter of the substrate.

5

10

15

27. An integrated circuit package for housing an integrated circuit chip and providing electrical connectivity of data signals and voltage signals between the integrated circuit chip and an electronic component, the package comprising:

a carrier substrate having a first surface including a die attach region and a signal layer region;

an integrated circuit chip affixed to the die attach region, the integrated circuit chip including a plurality of bonding pads;


at least three conductive layers on the signal layer region of the substrate for conducting electrical signals, the conductive layers comprising at least a first voltage layer adjacent to the substrate for providing a first reference voltage signal to the integrated circuit chip, a second voltage layer for providing a second reference voltage signal to the integrated circuit chip, and a signal layer, wherein all of the data signals are routed on the signal layer;


20

a plurality of dielectric layers for separating the conductive layers from each other, wherein the dielectric layer separating the second voltage layer and the signal layer comprises cyanate ester impregnated expanded polytetrafluoroethylene; and


a plurality of electrical connections for interconnecting the chip bonding pads with the electronic component by way of at least one of the conductive layers for conducting electrical signals therebetween.


25























I suonal Application No
PCT/US 95/01180

		101/05	95/01180
A. CLAS	SIFICATION OF SUBJECT MATTER		
IPC 6	H01L23/373 H01L23/367 H01L23/49	8 H01L23/50	
According	to International Patent Classification (IPC) or to both national classification an	1 IPC	
	S SEARCHED	-\	······
Minimum	documentation searched (classification system followed by classification symbol	5)	
	H01L		
Document	auon searched other than minimum documentation to the extent that such docum	nents are included in the fields s	searched
Electronic	data base consulted during the international search (name of data base and, who	re practical, search terms used)	
C. DOCU	MENTS CONSIDERED TO BE RELEVANT		
	Citation of document, with indication, where appropriate, of the relevant pass	sages	Relevant to claim No.
X	EP,A,0 459 179 (SIEMENS) 4 December	er 1991	1-3,5, 19-23,26
	see the whole document		
Α	EP,A,0 645 810 (TOKUYAMA) 29 March	1995	1-12,26, 27
	see abstract; figures see page 5, line 4 - page 11, line & WO,A,94 23448 13 October 1994	46	
A	IBM TECHNICAL DISCLOSURE BULLETIN. vol.31, no.8, January 1989, NEW YC pages 135 - 138 'Thin Film Module' see the whole document		1-12, 19-24, 26,27
A	EP,A,0 295 948 (TANDEM COMPUTERS) December 1988 see abstract; figures 4,7	21	19-24
Fur	ther documents are listed in the continuation of box C.	atent family members are listed	in annex.
'A' docum consider filling 'L' docum which citato'. 'O' docum other 'P' docum later filling	or protect defining the general state of the art which is not extend dered to be of paracular relevance invent date of comment but published on or after the international date of another instituted to establish the publication date of another on or other special reason (as specified) cannot referring to an oral disclosure, use, exhibition or means into the published prior to the international filing date but than the priority date claimed or the special reason (as specified) cannot referring to an oral disclosure, use, exhibition or means cannot referring to the international filing date but than the priority date claimed cannot referring to the international filing date but than the priority date claimed cannot referring to the international filing date but than the priority date claimed cannot refer to the international filing date but than the priority date claimed cannot refer the international filing date but than the priority date claimed cannot refer the international filing date but that the priority date claimed cannot refer the international filing date but that the priority date claimed cannot refer the international filing date but that the priority date claimed cannot refer the international filing date but that the priority date claimed cannot refer the international filing date but the priority date claimed cannot refer the international filing date but the priority date claimed cannot refer the international filing date but the priority date claimed cannot refer the international filing date but the priority date claimed cannot refer the international filing date but the priority date cannot refer the international filing date but the priority date claimed cannot refer the international filing date but the priority date cannot refer the international filing date but the priority date cannot refer the international filing date but the priority date cannot refer the international filing date but the priority date cannot refer the international filing date but the priority date cannot refer the int	nent of particular relevance; the object be considered novel or cannot be an investive step when the dinent of particular relevance; the object be considered to involve an intent is combined with one or it, such combination being obvious and the considered with one or its, such combination being obvious the considered with one or its, such combination being obvious the combination being obviou	the application but theory underlying the claimed invention is be considered to occument is taken alone claimed invention invention step when the more other such docupous to a person skilled it family
Jake of ulk	24 August 1995	1 8. 09. 9.	
Name and	mailing address of the ISA Author European Patent Office, P.B. 5818 Patentiaan 2	nzed office rohaska, G	

mational Application No PCT/US 95/01180

C.(Conunt	MAUON) DOCUMENTS CONSIDERED TO BE RELEVANT	
	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 15, no. 213 (E-1073) 30 May 1991 & JP,A,03 060 061 (NEC IC MICROCOMPUT SYST) 15 March 1991 see abstract	1-3,6,
A	PATENT ABSTRACTS OF JAPAN vol. 15, no. 311 (E-1098) 8 August 891 & JP,A,03 112 155 (KAWASAKI STEEL) see abstract	26
A	US,A,5 216 278 (LIN ET AL.) 1 June 1993	
Α.	WO,A,84 01470 (MAYO FOUNDATION) 12 April :	1984
ς	4 th IEEE/CHMT EUROPEAN IEMTS, June 13-15, 1988, Neuilly Sur Seine, France, pp.34-36, C. M. VAL et al.: "Mounting Open-Via Chip-Carriers(for 100 to 300 input/output i.c.) see figure 1	-
	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 37, no. 6A, June 1994 NEW YORK US, "New BGA Design Concept", pages 23-24 see the whole document	13-18
	ELEKTRONIK, vol. 41, no. 110, 12 May 1992 MUNCHEN DE, pages 92-96, G. WARSON ET AL.: 'Leistung richtig verpac. see page 94, column 1, paragraph 3 - column 2, paragraph 1; figure 3	16-18 kt'
ר ע ע ע ע	TEEE TRANSACTIONS ON COMPONENTS, HYBRIDS, AND MANUFACTURING TECHNOLOGY, TOL. 16, no. 8, December 1993 NEW YORK US, Dages 893-901, T. HIRUTA ET AL.: 'An 820 Pin PGA for VILTALARGE-Scale BiCMOS Devices' HERUTA ET ALOUMENT	13-18
\$ &	ATENT ABSTRACTS OF JAPAN ol. 016 no. 550 (E-1292), 19 November 1992 JP,A,04 208555 (FUJITSU LTD) 30 July 1992 ee abstract	13-18
V(ATENT ABSTRACTS OF JAPAN ol. 016 no. 462 (E-1269), 25 September 199 JP,A,04 162756 (TOSHIBA CORP) 8 June 1992 ee abstract	

Form PCT ISA 210 (conunusuon o) second sheet) (July 1992)

national Application No
PCT/US 95/01180

	non) DOCUMENTS CONSIDERED TO BE RELEVANT	
ategory *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 012 no. 318 (E-650), 29 August 1988 & JP,A,63 081956 (HITACHI LTD) 12 April see abstract	13-18
A	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 25, no. 4, September 1982 NEW YORK US, pages 1954-1956, J.C. EDWARDS: 'Chip Attachment to Tape and Cable'	

mational application No.

PCT/US 95/01180

Box I	Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)
This inte	ernational search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:
1.	Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:
2.	Claims Nos.: because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
3.	Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).
Box II	Observations where unity of invention is lacking (Continuation of item 2 of first sheet)
This Inter	national Searching Authority found multiple inventions in this international application, as follows:
see	annexed sheet
1. X A	As all required additional search fees were timely paid by the applicant, this international search report covers all earchable claims.
2. A	As all searchable claims could be searcnes without effort justifying an additional fee, this Authority did not invite payment f any additional fee.
3. A	s only some of the required additional search fees were timely paid by the applicant, this international search report overs only those claims for which fees were paid, specifically claims Nos.:
4. N	to required additional search fees were timely paid by the applicant. Consequently, this international search report is instructed to the invention first mentioned in the claims; it is covered by claims Nos.:
Rem a rk on	Protest The additional search fees were accompanied by the applicant's protest. No protest accompanied the payment of additional search fees.

LACK OF UNITY OF INVENTION

1. Claims: 1-12,19-27

An integrated circuit package characterized by the existance of 2 individual reference voltage layers and a signal layer.

2. Claims: 13-18

An integrated circuit package as in claim 1

additionally characterized by its heat dissipation

means.

1. Subject matter seeked protection in claims 1-12,19-27: An integrated circuit package characterized by the existance of 2 individual reference voltage layers and a signal layer.

2. Subject matter seeked protection in claims 13-18: An integrated circuit package as in claim 1 additionally characterized by its heat dissipation means.

The introduction of this application on p.1, l.1 to p.4, l.4 that two common problems need to be solved in packaging technology: Provide low signal inductance and high power dissipation.

This in the background of having to use standard wirebonding equipment and to deliver at competitive prices.

Whilst the application stresses the fact, that lowering the signal inductance will also lower the power to be dissipated by the package, it must be understand, that lowering the amount of generated heat still is no solution as such to the principle problem of dissipating what is left over.

Therefore providing low signal inductances and dissipating remaining power have to be considered two apart areas of problems. Turning to subject matter 1 which proposes a solution to the problem of lowering inductances and for this purpose claims an arrangement of reference and signal layers of an integrated

circuit package. Therefore the special technical feature solving the problem in claim 1 is found in this very peculiar arrangement of layers. Indeed such an arrangement as seeked for protection in claim 1 is laid open in EP-A-0 459 179 cited in the search report in hand (see the first page of the application).

Therefore this specific arrangement of reference and signal layers cannot any longer be considered as a special technical feature.

Referring now to subject matter 2 which proposes a solution to the problem of dissipating power in an integrated circuit package in the form of claim 13, the latter being directly dependent on claim 1.

It contains no other technical features in common to claims 1 and 2 than the afore mentioned specific arrangement of layers, which, as shown, cannot be considered special anymore. As there couldn't be spotted any other special technical feature in common to the above mentioned claims non-unity a posteriori between subject matter 1 and 2 exists. Furthermore a search of the in claim 13-18 disclosed subject matter would have caused a major additional searching effort.

Information on patent family members

Ir. tional Application No
PCT/US 95/01180

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
EP-A-0459179	04-12-91	AT-T- DE-D- JP-A- US-A-	120883 59105080 4230055 5173767	15-04-95 11-05-95 19-08-92 22-12-92
EP-A-0645810	29-03-95	WO-A- JP-A-	9423448 6342853	13-10-94 13-12-94
WO-A-9423448	13-10-94	EP-A- JP-A-	0645810 6342853	29-03-95 13-12-94
EP-A-0295948	21-12-88	AU-B- AU-B- JP-A-	611446 1771288 1089349	13-06-91 22-12-88 03-04-89
US-A-5216278	01-06-93	NONE		
WO-A-8401470	12-04-84	US-A- US-A- CA-A- EP-A-	4551747 4551746 1206272 0123692	05-11-85 05-11-85 17-06-86 07-11-84