

(19) (KR)  
(12) (B1)

(21) 10-2001-0010952 (65) 10-2002-0068448  
(22) 2001 02 21 (43) 2002 08 27

(73) 416

(72) 306 302

806 901

859 2206

1204-303

(74)

1

(54)

chronous Transmission system) , (USTS;Uplink Syn 가

1  
 2  
 3 USTS  
 4  
 5 UTRAN  
 6 UE가 Node B  
 7 UE가 RNC Node B  
 8 UE가 RNC  
 9 USTS  
 10 USTS  
 (RADIO LINK SETUP)  
 11 USTS  
 ETUP 가  
 12 USTS  
 13 USTS  
 14 DPCH UE가 USTS SRNC  
 15 DPCH UE가 USTS Node B  
 16 USTS  
 17 UE  
 18 UL DPCH UE  
 19 UL DPCH UE

chronous Transmission system) , (USTS;Uplink Sync  
 UE가 1 2  
 n-USTS) 1 2  
 2 가 UE  
 (Code Division Multiple Access: CDMA )  
 (orthogonal code)  
 system) (UMTS: Universal Mobile Telecommunications  
 (Wide-band Code Division Multiple Access: W-CDMA )  
 , W-CDMA CDMA 2000 CDMA  
 CDMA (UE) (USTS)  
 가

1 1 (User Equipment: UE ) (Connection)  
 (Process) (Radio Network Controller: RNC ) 가  
 / (Node B : Node B ) UE  
 RNC 가 Node B RNC UMTS (UMTS Terrest  
 rial Radio Access Network : 'UTRAN' )  
 RNC 가 UE , UE  
 (Dedicated Physical Channel: DPCH ) W-CDMA  
 Node B  
 UE UE UE  
 (Scrambling code) (Long Scrambling code: )  
 (Short Scrambling code) 가

```

(1      ) 24           : n0, n1, ..., n23
(2      ) x(i), y(i)   : i=0,..., 2^25 -27.
x(0)=n0, x(1)=n1, x(2)=n2, ..., x(23)=n23, x(24)=1
x(i+25)=x(i+3)+x(i) modulo 2, i=0, ..., 2^25 -27
y(0)=y(1)=y(2)=...=y(23)=y(24)=1
y(i+25)=y(i+3)+y(i+2)+y(i+2)+y(i) modulo 2, i=0, ..., 2^25 -27
(3      ) z(i)         : i=0,..., 2^25 -2.
z(i)=x(i)+y(i) modulo 2, i=0, ..., 2^25 -2
(4      ) Gold Sequence Z(i)    : i=0,..., 2^25 -2.
Z(i) = 1 - 2*z(i)
(5      ) Real          c1(i), c2(i)    : i=0,..., 2^25 -2.
c1(i) = Z(i)
c2(i) = Z((i+16777232) modulo (2^25 -1)),
(6      ) C(i)          : i=0,..., 2^25 -2.
C(i) = c1(i)*(1+i*(-1)^i *c2(2^[ i/2 ]) )

```

C(i) : i=0..1 38300

DPCH	C(0)	C(38399)	가	UE
n0, n1, ..., n23	가		DPCH	UE
UE				UE
W-CDMA				
OVSF			OVSF	
DPCCH	가	UE	UE	UE
DPCH		DPCH	DPCH	DPDCH
DPCCH		가		DPCH
UE	UE가 DPDCH	OVSF	UE	, DPDCH
UE	가	DPCCH		
UE			OVSF	
UE			UE	UE
UE			UE	UE
UE			OVSF	DPDCH
DPCCH			UE	O
VSF	UE		UE	UE
	DPCCH			
W-CDMA	DPDCH	DPCCH		
DPCH (Down Link DPCH: )	'DL DPCH'	)가	(Offset)	
DPCH (Up Link DPCH: )		DPCH (Up Link DPCH: )	'UL DPCH'	)



UE가 1 2 (Non-USTS) , 1  
UE 2 가

UE UL DPCH

가

UL DPCH  
(Slot)       $256*m(m)$       ;  $m=1$

가

$256*m$       chip      m=1      256chip

가

UE      (propagation delay)  
UE가      UL DPCH

DL  
가

UE      UE  
UL DPCH      Time modified UL DPCH      CPICH  
UE가

D

PCH(DL DPCH)      11  
DPCH,n      n      UE

UE      DL DPCH      CPICH      P-CCPCH  
UE      DPCH

UE      DL DPCH  
UL DPCH      USTS

UE      UL DPCH  
UE      USTS      m=10  
(RACH: Random Access Channel,      'RACH'  
'PD'      )      (1      )      (PD:  
Propagation delay,      UE      RACH      RACH      DPCH  
RACH      가      ,      ,      ,      (2      )      (PD)  
UE      RACH      ,      ,      ,      1      2\*PD      2560  
K=      DPCH,n + To + 2\*PD mod 2560      DPCH,n      To      (time offset)'  
DPCH      DPCH,n      To      1      P-CCPCH      DL DPCH  
K      , To      UE      DL DPCH      UL DPCH      , PD  
, 2560      1      (chips)  
L = 2560 - K      UE      . (3      )      ,      L      UE  
UE      L      PD      To      K      ,      UL DPCH      L  
3      UE      (2560chip)      , m=10      ,      256\*10      ,      OVSF  
256      ,      ,      ,      ,      ,      ,      ,      ,      256\*

m

(Propagation delay : PD)      (1      )      PD      RA

PD      RA


UE      RACH      DPCH  
UE      chip      PD      UE

PD

K=      DPCH,n + To + 2\*PD mod 256\*m      DPCH      DPCH,n      (2      )  
DPCH      DPCH,n      To      ,      1      PD

PD

256\*m      K      UE  
L = 256\*m - K      L      PD      K  
3      L      UE      DL DPCH      To      L      UE  
2      DPCH,n      256\*k      To      ( 256\*4 )      L  
K      UE      m      1      K      2\*PD      256      가      3      K  
K      K      L      K      K      K      K      L      UE가      L  
K( 256 - L )      ,      UE      ,      K      ( ;128 )      +K( +L )      L      To      To0 - K  
UL DPCH      ,      ,      K      DL DPCH      DL DPCH      To      L  
UL DPCH      ,      ,      K      ,      ,      ,      ,      ,      ,      L      K



The diagram illustrates the data flow between UE and UL DPCH, and between PD and UE.

- UE to UL DPCH:** The UE sends data at a rate of  $256*m$  bits per second. This data is processed by the UE and sent via the UL DPCH channel.
- PD to UE:** The PD sends data at a rate of  $256*m$  bits per second. This data is processed by the PD and sent via the L channel to the UE.
- UE to UE:** The UE receives data from the UL DPCH channel at a rate of  $256*m$  bits per second. This data is processed by the UE.
- UE to PD:** The UE sends data at a rate of  $256*m$  bits per second. This data is processed by the UE and sent via the UE channel to the PD.
- PD to PD:** The PD receives data from the L channel at a rate of  $256*m$  bits per second. This data is processed by the PD.

- (1) DPCH,n=256\*25
  - (2) To=256\*4
  - (3) PD=1000
  - (4) m=1

$$L = 256 - (DPCH,n + To + PD \text{ mode } 256) = 232$$

1

$$\text{offset\_sc} = \tau_{\text{DPCH},n} + \text{To} + 2*\text{PD} + \text{L}$$

```

<      1>    L
( 1) L = 256*m - (( DPCH,n + To + 2*PD) mod 256*m )
          offset_sc   256*m
<      1>    L

```

$$(2) L = -((DPCH,n + To + 2*PD) \bmod 256*m)$$

$$(3) L = K - \left( \frac{DPCH,n + To + 2*PD}{256*m} \right) \bmod 256*m$$


$$K \quad 0 \quad \text{가}(-2) \quad \cdot \quad \begin{matrix} \text{chip} & \text{가} \\ \text{PD} & (1/k) \text{ chip} \\ (1/k) \text{ chip} & \end{matrix}$$


$$256^*m \quad \text{mod } 256^*m^*k \quad \begin{matrix} (1/k) \text{ chip} \\ \text{UE} \text{가} \end{matrix}$$

$6^*m$

DPCH,n To UE가 PD L  
 2\*PD+L offset0 offset\_sc UE가  
 256\*m 가 L  
 L 256\*m T\_add T\_add  
 offset\_sc = DPCH,n + To + 2\*PD + T\_add offset\_sc offset\_sc UE  
 UE PD T\_add 1 L  
 256\*m PD  
 T\_add = T\_all - 2\*PD 2\*PD+T\_add T\_all  
 offset\_sc = DPCH,n + To + T\_all (SRNC) UE PD T\_all  
 UE T\_all UE가 T\_all broad casting  
 castin g T\_all USTS  
 UE  
 ( 1 ) Node B UE RACH UE PD T\_all R  
 NC UE SRNC Serving RNC( SRNC )  
 1 UE USTS SRNC UE PD Node B  
 ( 2 ) UE USTS SRNC UE PD Node B  
 T\_all USTS 가 RNC  
 Node B RNC Controlling RNC( CRNC ) SRNC CRNC가  
 CRNC RNC UE Drift RNC( DRNC ) DRNC SRNC  
 SRNC DRNC T\_all DRNC T\_all SRNC  
 RNSAP Radio Link Setup Response message Radio Link Addition Response message

Radio Link Reconfiguration Prepare message  
 T\_add SRNC CRNC가  
 1.1: SRNC CRNC가  
 SRNC Node B PD T\_all T\_add SRNC Node  
 B T\_all USTS NBAP message Radio Link Setup Reques  
 t message Radio Link Reconfiguration Prepare message  
 1.2: SRNC CRNC가  
 SRNC DRNC T\_all PD DRNC DRNC T\_add  
 ( 1.1) SRNC DRNC UE USTS Radio Link Reconfiguration Prepare message  
 k Setup Request message DRNC T\_all SRNC RNSAP Radio Lin  
 up Response message Radio Link Reconfiguration Ready message DRNC Node B  
 T\_all UL DPCH DRNC Node B USTS  
 NBAP message Radio Link Setup Request message Radio Link Reconfigura  
 pare message  
 ( 1.2) SRNC DRNC PD USTS RNSAP Radio L  
 ink Setup Request message Radio Link Reconfiguration Prepare message  
 DRNC T\_all T\_add SRNC RNSAP  
 Radio Link Setup Response message Radio Link Reconfiguration Ready message D  
 RNC Node B T\_all UL DPCH DRNC Node B USTS  
 NBAP message Radio Link Setup Request message Radio Link Re  
 configuration Prepare message  
 ( 3 ) SRNC DRNC T\_add UE T\_add T\_add UE  
 offset\_sc 256\*m T\_all UE PD T\_all  
 T\_all broad casting UE  
 CH 2 T\_all USTS Node B DL DPCH UL DPCH  
 3 T\_add PD ( offset\_sc ) USTS UE Node B DL DP  
 UL DPCH







UE UL  
 < 1> USTS  
 LINK ADDITION REQUEST) message ( UE가 RADIO LINK SETUP REQUEST( RADION  
 DPDCH )

[ 1 ]

IE/Group Name	Presence	Range	IE type and reference	Semantics description	Criticality	Assigned Criticality
Message Discriminator	M		9.2.1.45			
Message Type	M		9.2.1.46		YES	reject
CRNC Communication Context ID	M		9.2.1.18		YES	reject
Transaction ID	M		9.2.1.62			
UL DPCCH Information		1			YES	reject
>UL Scrambling Code	M		9.2.2.59			
>Min UL channelization Code length	M		9.2.2.22			
>Max Number of UL DPDCHs	C CodeLen		9.2.2.21			
>puncture limit	M		9.2.1.50	For UL		
>TFCS	M		9.2.1.58	for UL		
>UL DPCCH Slot Format	M		9.2.2.57			
> UL SIR Target	M		UL SIR 9.2.2.58			
>Diversity mode	M		9.2.29			
>D Field Length	C FB		9.2.2.5			
>SSDT cell ID Length	O		9.2.2.45			
>S Field Length	O		9.2.2.40			
<b>&gt;USTS Indicator</b>	O					
<b>&gt;USTS channelization Code Number</b>	C USTS					
- - -						
RL Information		1 to <maxnoofRLs>			EACH	notify
>RL ID	M		9.2.1.53			
>C-ID	M		9.2.1.9			
>First RLS Indicator	M					
>Frame Offset	M		9.2.1.31			
>Chip Offset	M		9.2.2.2			
>Propagation Delay	O		9.2.2.35			
>Diversity Control Field	C NotFirstRL		9.2.2.7			
<b>&gt;USTS offset</b>						


-	-							
---	---	--	--	--	--	--	--	--

< 1> USTS SF OVSF (USTS CH code NO) Min UL SF가 4 ie  
 ngth) 0, 1, 2, 3 0 OVSF 1 USTS 가 USTS 1  
 , 2 3 가  
 USTS Presence C USTS  
 USTS Indicator 가 (Conditional)  
 < 1> USTS offset (4) (Scrambling code time offset: USTS offset  
 ) SRNC (Frame Offset) (Chip Offset)  
 UE DL UL USTS UE UL DPC  
 H  
 USTS UE가 UE  
 UE Offset UL DPCH  
 < 2> 1>  
 < 2> USTS  
 REQUEST( RADION LINK ADDITION REQUEST) message (UE가 RADIO LINK SETUP R  
 : SF ) DPDCH

[ 2 ]


IE/Group Name	Presence	Range	IE type and reference	Semantics de scription	Criticality	Assigned Cr iticality
Message Discriminator	M		9.2.1.45			
Message Type	M		9.2.1.46		YES	reject
CRNC Communication Context ID	M		9.2.1.18		YES	reject
Transaction ID	M		9.2.1.62			
<b>UL DPCH Information</b>		1			YES	reject
>UL Scrambling Code	M		9.2.2.59			
>Min UL channelizatio n Code length	M		9.2.2.22			
>Max Number of UL D PDCHs( 가 )	C CodeLen		9.2.2.21			
- -						
<b>&gt;USTS Indicator</b>	O					
<b>&gt;USTS channelization code Information</b>	C USTS	1 to <maxnoofC H>				
<b>&gt;&gt;USTS channelization Code Number</b>	M					
- -						
<b>RL Information</b>		1 to <maxnoofR Ls>			EACH	notify
>RL ID	M		9.2.1.53			
>C-ID	M		9.2.1.9			
>First RLS Indicator	M					
>Frame Offset	M		9.2.1.31			

>Chip Offset	M		9.2.2.2			
>Propagation Delay	O		9.2.2.35			
>Diversity Control Field	C NotFirstRL		9.2.2.7			
> <u>USTS offset</u>	<u>C</u> <u>USTS</u>					
- - -						




IE/Group Name	Presence	Range	IE type and reference	Semantics description	Criticality	Assigned Criticality
Message Discriminator	M		9.2.1.45			
Message Type	M		9.2.1.46		YES	reject
CRNC Communication Context ID	M		9.2.1.18		YES	reject
Transaction ID	M		9.2.1.62			
<b>UL DPCH Information</b>		1			YES	reject
>UL Scrambling Code	M		9.2.2.59			
>Min UL channelization Code length( 가 )	M		9.2.2.22			
>Max Number of UL DPDCHs( 가 )	C CodeLen		9.2.2.21			
- - -						
> <u>USTS Indicator</u>	O					
> <u>USTS channelization code Information</u>	C USTS	1 to <maxnoofCH>				
> <u>Min UL channelization Code length</u>	M					
>> <u>USTS channelization Code Number</u>	M					
- - -						
<b>RL Information</b>		1 to <maxnoofRLs>			EACH	notify
>RL ID	M		9.2.1.53			
>C-ID	M		9.2.1.9			
>First RLS Indicator	M					
>Frame Offset	M		9.2.1.31			


>Chip Offset	M		9.2.2.2			
>Propagation Delay	O		9.2.2.35			
>Diversity Control Field	C NotFirstRL		9.2.2.7			
<b>&gt;USTS offset</b>	<b>C USTS</b>					
- - -	- - -	- - -	- - -	- - -	- - -	- - -









UE	SRNC	SRNC가 CRNC가	SRNC	DRNC	14	SRNC
Node B	Node B	DRNC가 UE가 Node B SRNC	Node B	UL	14	USTS
(3)	(2)	(4)	(4)	USTS	30	
2 SRNC가 (4)	Node B	(measurement procedure)	Node B	SRNC가 (4)		
		(4) 256*m	PD			
가 가						
UE	SRNC	SRNC 303	Node B	Node B		
USTS (4)	가 USTS	303	Node B	(Radio Link Reconfiguration Response message)가		
03 USTS		306	Node B	Node B가 USTS	3	
14 303 SRNC Node B	, SRNC Node B			(Radio Link Reconfiguration Response message) USTS		
UE P-CCPCH	P-CCPCH	가 256*m				
CH PD	To SRNC CRNC가	PD 1/2	DL DPCH	UL DP		
, SRNC DRNC	PD	, DRNC Node B	SRNC CRNC가	Node B (Measurement procedure)		
D Round Trip Time	Node B	PD	(Round Trip Time)	PD		
14 305 SRNC UE RRC	DL DPCH	PD=(RTT-To)/2	UL DPCH			
가 RRC	SRNC UE Node B	UE RRC	Radio Bearer Reconfiguration Prepare message	USTS		
(1), (2), (3), (4)	4	14 SRNC 306 Node B	UE SRNC USTS	USTS		
	USTS					
Node B	15 DPCH	UE가 USTS	Node B			
15 NBAP	401 Node B SRNC	USTS				
가 USTS (3)	UL (1), UL (2)	(Radio Link Reconfiguration Prepare message)				
de B 402 407	USTS Node B 15 402 403	가 USTS	가 USTS	가 USTS	No	
S USTS	USTS	가	가	Node B가	가	
	(Radio Link Reconfiguration Failure message)가					UST
Node B 407	SRNC 407	407	USTS	USTS		
Reconfiguration Response message) (4)						
	UE P-CCPCH	가 256*m				
UE	P-CCPCH					
PD 256*m	DL DPCH	UL DPCH	PD	To	USTS	
가 SRNC	SRNC가 256*m	PD RTT				
Node B	Node B					







[ 4 ]

IE/Group Name	Presence	Range	IE type and reference	Semantics description	Criticality	Assigned Criticality
Message Discriminator	M		9.2.1.45			
Message Type	M		9.2.1.46		YES	reject
CRNC Communication Context ID	M		9.2.1.18		YES	ignore
Transaction ID	M		9.2.1.62			
Node B Communication Context ID	M		9.2.1.48	The reserved value All NBCC shall not be used.	YES	ignore
Communication Control Port ID	M		9.2.1.15		YES	ignore
<b>RL Information Response</b>		1 to <maxnoofRLs>			EACH	ignore
>RL ID	M		9.2.1.53			
>RL Set ID	M		9.2.2.39			
>UL interference level	M		9.2.1.67			
>Diversity Indication	C-NotFirstRL		9.2.2.8			
>CHOICE diversity Indication						
>>Combining					YES	ignore
>>>RL ID	M		9.2.1.53	Reference RL ID for the combining		
>>Non Combining or First RL					YES	Ignore
>>>DCH Information Response		0 to <maxnoofDCHs>		Only one DCH per set of coordinated DCH shall be included		
>>>>DCH ID	M		9.2.1.20			
>>>>Binding ID	M		9.2.1.4			
>>>>Transport Layer Address	M		9.2.1.63			
>DSCH Information Response		0 to <Numof DSCHs>			GLOBAL	ignore
>>DSCH ID	M		9.2.1.27			
>>Binding ID	M		9.2.1.4			
>>Transport Layer Address	M		9.2.1.63			

>SSDT Support Indicator	M		9.2.2.46			
>USTS Support Indicator	C- USTS					
Criticality diagnostics	O		9.2.1.17		YES	ignore

< 4>		USTS Support Indicator	Node B	USTS	Condition
al	가	SRNC가 Node B	USTS	USTS	
	xx14	Node B가 SRNC	M	M	Mandatory
DPCH		UE가	UE가	UE	DPCH
H	)	가	, USTS	UE가	DPCH
		USTS	USTS	USTS	DPC
		USTS			DPC
UE가	DPCH	UE가	UE	UE	DPCH
		256*m			DPCH
				PD	PD
			UE	T_add	
			UE	UE	
UL DPCH	가	UE	UE	UE	
17		UE	UE	UE	
	17	501	Node B1	P-CCPCH	P-CCPCH
				17	502
2	P-CCPCH	가	501	502	Node B
CH			UE1, UE2, UE3	Node B1	
	UE4	Node B2	UE	UE3	503
		Node B1	Node B2	Node B1	UE 1
가	Node B1	USTS	Node B2	USTS	UE
가					UE3
	UE1	P_CCPCH	DPCH,1	To	T_all,1
	503	UL DPCH			USTS
	UE1		503	UE1	UL DPCH
17	504	UE2	UL DPCH	505	503
504	505	가	256	UE3	UE3
가	Node B2			UL DPCH	To
				17	507
				507	503
	507	506	UE3	17	503
		T_all,1	Node B2	506	UL DPCH
UE3	UL DPCH	가	UE3	Node B1	To
508	UL DPCH		Node B2	USTS	
	508	507			
	509	UL DPCH			
UE가		DPCH			
		USTS			
			UL DPCH가		SRNC
256*k	(	256*m	)	UL DPCH가	
k	0			256*k	UE
가	UE가				UL DPCH
)	DL DPCH	UL DPCH	UL DPCH	DL DPCH	Power control(
		UE	DL DPCH	DL DPCH	
		UL DPCH			



		Radio Link 가				Radio Link				Fr
ame offset, Chip offset		Node B		Node B		DL DPCH				
	$\tau_{DPCH,n}$	DL DPCH(n)		UE	1805	frame UL DPCH(n)		DPCH		18
05	DL DPCH	UL DPCH		AE	1805	To + T_add		To		To
	USTS	DPCH		UE가 USTS		1805		RTT		RTT
	1802	18	1802	DPCH	To	1802	2*PD	19		19
	USTS	UE		DL DPCH		To + T_all				
	1802	UE가 DPCH		USTS		1806		T_delta		T_delta
	UL DPCH	UL DPCH		UL DPCH		1806		UL		UL
	DPCH (n+1)	UL DPCH		T_delta L		UL DPCH		L*256+T_delta		L*256+T_delta
	UE	UL DPCN(n+1)		18		1801		18		18
803	DL DPCH(n+1)	RTT		1803		1803		1801		1801
		UE		256		1801		T_delta		T_delta
	L	UE		1804		1804		1806		UE US
	TS	UL DPCH		UL DPCH		1804		1807		UE US
	L	가		Frame		1807		18		UL DPC
	L	Frame		1804		UL DPCH(n+1)				
	19	UL DPCH		UE		UL DPCH		UE		
		T_delta		T_delta1, L		UL DPCH		UE		
	19	DL DPCH		1801		1802		1901		1902, 1906
	18	L		Node B가 DL DPCH		1903		1903		US
	TS	18		L		L		L		1
904	DL DPCH(n+1)	T_all		1903		1903+1904		1902		To+
		1903 + 1904 = RTT + T_delta1		(T_delta1)		RTT		UE가 UL DPCH(n+1)		
		RTT = T_draft + To = T_all - T_delta + To		T_delta1		L*256+T_delta				
	1903 + 1904 = RTT + T_delta1 = T_all - T_delta + To + L*256 + T_delta = T_all + To + L*256	1903=L*256		1904=To+T_all						
	19	1905		1908		UL DPCH(n)		UL DPCH(n+1)		19
1905	1908	18		1804		1806		T_delta		T_delta
		19		1908		T_delta1		T_delta		T_delta
	SRNC	T_delta		L=0, USTS offset=T_delta		UE		T_delta		T_delta
	L	USTS offset=T_delta1		L		UL DPCH		L		DL DPCH
	UE	UL DPCH		USTS offset		Node B		Node B		DL DPCH
	L	SRNC		L		Node B		DL DPCH		To+T_all
	L	L*256chip		DL DPCH		UL		DL DPCH		
	L	USTS offset		Node B		SRNC, DRNC, UE		SRNC		UE
	2	(4) USTS offset		(4) USTS offset		SRNC		SRNC		US
TS offset	L	T_delta		T_delta1		USTS offset		SRNC		Node B
	L	USTS offset		L		2		2		14
15	(4)	SRNC		Node B		Node B가 RTT		15		(4) No
de B가	(4)	Node B		Node B		SRNC		(4)		SRNC가
	(4)	Node B		Node B		SRNC		(4)		
	UE	1907		1906		T_delta		T_delta1		1907
	1907	T_add		UE		DL DPCH		1907		UL DPCH
		1906		1906		USTS				

UE가 DL DPCH	UL DPCH			1906	UE가	D
PCH	To	UE가	USTS			DPCH
offset	1906 alpha	To + T_add + alpha	offset	T_add	USTS	
		tracking	1906	SRNC가	1906	UE가
1907						
1907 = T_all + To - (RTT - 1906)						
RTT - 1906						
UE						
UE가 UL DPCH		offset(offset_sc)		UL DPCH	USTS offset	
offset_sc = DPCH,n + To + T_all		offset_sc				
DPCH USTS						
PCH,n DL DPCH L*256 chip			DPCH,n	DPCH,n + L*256 chip		D
offset_sc = L						
DPCH,n + To + T_all = L T_all SRNC		UE		UE	offset_sc	
DPCH,n + L*256 + To + T_all						
L T_all		UE				
14	( 4 )	가		SRNC	UE	

```

graph LR
    UE[UE] --- USTS[USTS]
    UE --- ULS[ULS]
    USTS --- DL_DPCH[DL DPCH]
    USTS --- UL_DPCH[UL DPCH]
    ULS --- UL_DPCH
  
```

The diagram illustrates the connection between a User Equipment (UE) and two Service Transport Systems (STS). The UE is connected to the USTS via both Downlink (DL) and Uplink (UL) DPCH channels. Additionally, the UE is connected to the ULS via the UL DPCH channel.

(57)

1.

(USTS: Uplink Synchronous Transmission System)

가  
가

가

가

1  
가

2

1

가

가

4.

,



16.

가

2

1

17.

16

1

가

1

18.

16

2

가

19.

16


1

20.


16

1


256






2




3







7




8




9




10




11




12




13





15



16

