



- (51) International Patent Classification:
G06K 19/067 (2006.01)
- (21) International Application Number:
PCT/US2017/012147
- (22) International Filing Date:
04 January 2017 (04.01.2017)
- (25) Filing Language: English
- (26) Publication Language: English
- (71) Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. [US/US]; 11445 Compaq Center Drive W., Houston, Texas 77070 (US).
- (72) Inventors: NEUNEKER, Jonathan; 11311 Chinden Blvd., Boise, Idaho 83714-0021 (US). HENRY, Shaun; 11311 Chinden Blvd., Boise, Idaho 83714-0021 (US). CREAGER, Greg; 11311 Chinden Blvd., Boise, Idaho 83714-0021 (US).
- (74) Agent: WOODWORTH, Jeffrey et al.; HP Inc., 3390 E. Harmony Road, Mail Stop 35, Fort Collins, Colorado 80528 (US).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

(54) Title: RFID CIRCUITS DISABLED IN RESPONSE TO A PREDETERMINED NUMBER OF READINGS




Fig. 1

(57) Abstract: One example of a device includes a radio-frequency identification (RFID) circuit and a security circuit. The security circuit disables the RFID circuit directly in response to a predetermined number of readings of the RFID circuit.



Declarations under Rule 4.17:

- *as to the identity of the inventor (Rule 4.17(i))*
- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*

Published:

- *with international search report (Art. 21(3))*

RFID CIRCUITS DISABLED IN RESPONSE TO A PREDETERMINED NUMBER OF READINGS

Background

[0001] Radio-frequency identification (RFID) uses radio frequency waves to identify specially tagged items. An RFID system includes two basic components, the RFID tag and the tag reader and/or writer. RFID readers generate an electromagnetic field that interacts with RFID tags to read data stored within RFID tags. RFID writers generate an electromagnetic field that interacts with RFID tags to write data to RFID tags. The RFID tags contain an antenna and microchips encoded with data. RFID tags may be passive, semi-active, or fully active devices. A passive tag can be read up to 10 feet from the reader. The tag then transmits its information via radio waves to the reader, which receives the unique data from the tag. Semi-passive tags, which have a longer range than passive tags, use a battery to power their own circuitry but still draw on a reader field to power their broadcasting. Active tags use battery power to overcome limitations of more passive tags and have a much longer read and write range.

Brief Description of the Drawings

[0002] Figure 1 is a block diagram illustrating one example of a radio-frequency identification (RFID) device including a security circuit.

[0003] Figure 2 is a block diagram illustrating one example of an RFID device including a self-destruct circuit.

[0004] Figure 3 is a block diagram illustrating one example of an RFID circuit that may be disabled.

[0005] Figure 4 is a block diagram illustrating one example of a security circuit of an RFID device.

[0006] Figure 5 illustrates one example of a security circuit including a voltage multiplier circuit.

[0007] Figure 6 is a block diagram illustrating one example of an RFID circuit including a plurality of fuse locations that may be used to disable the RFID circuit.

[0008] Figure 7 illustrates one example of a security circuit including a capacitor used to enable and disable an RFID circuit.

Detailed Description

[0009] In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific examples in which the disclosure may be practiced. It is to be understood that other examples may be utilized and structural or logical changes may be made without departing from the scope of the present disclosure. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present disclosure is defined by the appended claims. It is to be understood that features of the various examples described herein may be combined, in part or whole, with each other, unless specifically noted otherwise.

[0010] Radio-frequency identification (RFID) cards are becoming increasingly popular. For certain applications, single use or limited use RFID cards would be advantageous, such as for access cards (e.g., security cards, temporary passes), tickets (e.g., travel tickets, event tickets, carnival ride tickets), gift cards, and the like.

[0011] Accordingly, disclosed herein are RFID devices including a security circuit or self-destruct circuit to disable the RFID device directly in response to one reading of the RFID device or in response to a predetermined number of readings of the RFID device. The RFID device may be permanently disabled, for example via a fuse or circuit destruction, or temporarily disabled, for example via an auto-reset fuse, a programmable bit, or a capacitor circuit. In one

example, a voltage multiplier circuit may be used to permanently or temporarily disable the RFID device.

[0012] Figure 1 is a block diagram illustrating one example of an RFID device 100. RFID device 100 includes an RFID circuit 102 and a security circuit 106. RFID circuit 102 is electrically coupled to security circuit 106 through a signal path 104. RFID device 100 may be an access card (e.g., a security card, temporary pass), a ticket (e.g., a travel ticket, an event ticket, a carnival ride ticket), a gift card, or another suitable RFID device. In addition to RFID circuit 102 and security circuit 106, depending upon the application, RFID device 100 may also include an electronic visual display, text and/or images, optical codes, and/or other suitable components (not shown).

[0013] RFID circuit 102, as will be described in more detail below with reference to Figure 3, includes an antenna and circuitry to wirelessly interact with an RFID reader and/or writer. RFID circuit 102 stores data identifying RFID device 100 that may be wirelessly transmitted to an RFID reader in response to a request from the RFID reader. In one example, the data stored within RFID circuit 102 may be written by an RFID writer.

[0014] Security circuit 106 disables RFID circuit 102 in response to a predetermined number of readings of RFID circuit 102. In one example, security circuit 106 permanently disables RFID circuit 102 in response to the predetermined number of readings of the RFID circuit. In another example, security circuit 106 temporarily disables RFID circuit 102 for a predetermined period in response to the predetermined number of readings of RFID circuit 102. In one example, the predetermined number equals one such that RFID device 100 is a single use device. In other examples, the predetermined number is greater than one such that RFID device 100 is a limited use device.

[0015] In one example, with RFID circuit 102 temporarily disabled by security circuit 106, RFID circuit 102 may be re-enabled automatically after a predetermined period by security circuit 106. The predetermined period may include any suitable period, such as a few seconds to several hours or days depending upon the application. In another example, with RFID circuit 102

temporarily disabled by security circuit 106, RFID circuit 102 may be re-enabled by an RFID writer resetting the RFID circuit.

[0016] Figure 2 is a block diagram illustrating another example of an RFID device 200. RFID device 200 includes an RFID circuit 202 and a self-destruct circuit 206. RFID circuit 202 is electrically coupled to self-destruct circuit 206 through a signal path 204. RFID device 200 may be an access card (e.g., a security card, temporary pass), a ticket (e.g., a travel ticket, an event ticket, a carnival ride ticket), a gift card, or another suitable RFID device. In addition to RFID circuit 202 and self-destruct circuit 206, depending upon the application, RFID device 200 may also include an electronic visual display, text and/or images, optical codes, and/or other suitable components (not shown). In one example, RFID circuit 202 is similar to RFID circuit 102 previously described and illustrated with reference to Figure 1.

[0017] Self-destruct circuit 206 permanently disables RFID circuit 202 in response to a predetermined number of readings of RFID circuit 202. In one example, the predetermined number equals one such that RFID device 200 is a single use device. In other examples, the predetermined number is greater than one such that RFID device 200 is a limited use device. In one example, self-destruct circuit 206 may permanently disable RFID circuit 202 by destroying a portion of RFID circuit 202 such that RFID circuit 202 is rendered inoperable. In one example, a single use fuse within RFID circuit 202 may be opened by self-destruct circuit 206 to render RFID circuit 202 inoperable. In another example, self-destruct circuit 206 may apply an electrical signal to RFID circuit 202 that overloads at least a portion of RFID circuit 202 such that signal traces and/or electrical components (e.g., transistors, capacitors, resistors, etc.) are destroyed to create open and/or short circuits that render RFID circuit 202 inoperable.

[0018] Figure 3 is a block diagram illustrating one example of an RFID circuit 300 that may be disabled. In one example, RFID circuit 300 provides RFID circuit 102 previously described and illustrated with reference to Figure 1 or RFID circuit 202 previously described and illustrated with reference to Figure 2. RFID circuit 300 includes an antenna 302, a modulator 306, a demodulator 310, a power rectifier 314, a logic circuit 318, and a memory 322.

[0019] Antenna 302 is electrically coupled to modulator 306, demodulator 310, and power rectifier 314 through a signal path 304. Modulator 306 is electrically coupled to logic circuit 318 through a signal path 308. Demodulator 310 is electrically coupled to logic circuit 318 through a signal path 312. Power rectifier 314 is electrically coupled to logic circuit 318 through a signal path 316. Logic circuit 318 is electrically coupled to memory 322 through a signal path 320. In one example, modulator 306, demodulator 310, power rectifier 314, logic circuit 318, and memory 322 are integrated into a semiconductor chip.

[0020] Logic circuit 318 controls the operation of RFID circuit 300 including responding to read requests and/or write requests from an RFID reader and/or writer. Memory 322 stores data identifying RFID circuit 300, which may be read and/or written by logic circuit 318 in response to a read and/or write request. Modulator 306 encodes data passed to modulator 306 from logic circuit 318 and transmits the encoded data to an RFID reader in response to a read request from the RFID reader. Demodulator 310 receives and decodes requests and/or data transmitted from an RFID reader and/or writer and passes the decoded requests and/or data to logic circuit 318 for processing. Power rectifier 314 receives radio signals from antenna 302 to generate power for operating RFID circuit 300 including logic circuit 318. While RFID circuit 300 is passive in this example, in other examples, RFID circuit 300 may include a battery in place of or in addition to power rectifier 314 to provide a semi-active or fully active RFID circuit.

[0021] RFID circuit 300 receives an enable/disable signal through a signal path 324. In one example, the enable/disable signal is received from security circuit 106 previously described and illustrated with reference to Figure 1 or from self-destruct circuit 206 previously described and illustrated with reference to Figure 2. In response to a first signal value (e.g., logic low, low or no voltage) of the enable/disable signal, RFID circuit 300 is enabled for read operations. In response to a second signal value (e.g., logic high, high voltage) of the enable/disable signal, RFID circuit 300 is disabled for read operations. RFID circuit 300 may be disabled by disabling antenna 302, modulator 306, demodulator 310, power rectifier 314, logic circuit 318, and/or memory 322. Any

suitable method may be used to disable RFID circuit 300 based on the disable signal.

[0022] Figure 4 is a block diagram illustrating one example of a security circuit 400 of an RFID device. In one example, security circuit 400 provides security circuit 106 previously described and illustrated with reference to Figure 1. Security circuit 400 includes a logic circuit 402, a read count 406, a predetermined read count 410, and a programmable bit 414. Logic circuit 402 is electrically coupled to read count 406 through a signal path 404, to predetermined read count 410 through a signal path 408, and to programmable bit 414 through a signal path 412. Logic circuit 402 provides an enable/disable signal on a signal path 416. In one example, the enable/disable signal on signal path 416 is applied to the enable/disable signal path 324 of RFID circuit 300 previously described and illustrated with reference to Figure 3.

[0023] Logic circuit 402 controls the operation of security circuit 400 and provides the enable/disable signal to enable and/or disable an RFID circuit in response to a predetermined number of readings of the RFID circuit. Read count 406, predetermined read count 410, and programmable bit 414 may be stored at memory locations, in registers, or in other suitable storage devices. In one example, logic circuit 402 may be integrated within logic circuit 318 and read count 406, predetermined read count 410, and programmable bit 414 may be stored within memory 322 of RFID circuit 300 previously described and illustrated with reference to Figure 3. In this example, the logic of security circuit 400 may be embedded directly into the boot sequence of the RFID circuit such that the security logic executes prior to the RFID circuit logic. In other examples, security circuit 400 may be a discrete circuit separate from the RFID circuit.

[0024] Read count 406 stores the number of times the RFID circuit has been read. Read count 406 is initially set to zero and is incremented by one each time the RFID circuit is read. Any suitable method may be used to detect that the RFID circuit has been read, such as power from the power rectifier (e.g., power rectifier 314 of Fig. 3) exceeding a threshold value, the modulator (e.g., modulator 306 of Fig. 3) transmitting a signal, and the like. Predetermined read

count 410 stores the predetermined number of readings of the RFID circuit before the RFID circuit is to be disabled. In one example, the predetermined number is equal to one. In other examples, the predetermined number is greater than one. Programmable bit 414 indicates whether the RFID circuit is currently enabled or disabled. Programmable bit 414 has a first value (e.g., logic low) when the read count is less than the predetermined read count to indicate the RFID circuit is enabled. In response to programmable bit 414 indicating the RFID circuit is enabled, logic circuit 402 provides an enable signal on enable/disable signal path 416.

[0025] Logic circuit 402 sets programmable bit 414 to a second value (e.g., logic high) when the read count equals the predetermined read count to disable the RFID circuit. In one example, at the end of each read cycle after read count 406 has been incremented, read count 406 is compared to predetermined read count 410 and programmable bit 414 is set based on the comparison. In another example, each time the RFID circuit transitions from a power-down state to an operational state, read count 406 is compared to predetermined read count 410 and programmable bit 414 is set based on the comparison.

[0026] In response to programmable bit 414 indicating the RFID circuit is disabled, logic circuit 402 provides a disable signal on enable/disable signal path 416. In one example, in response to programmable bit 414 being set during a read cycle to indicate the RFID circuit should be disabled, the currently active read cycle is interrupted and not completed. In another example, in response to programmable bit 414 being set during a read cycle to indicate the RFID circuit should be disabled, the currently active read cycle is allowed to finish but subsequent read cycles are prevented. The disable signal may disable the RFID circuit by blocking power to the RFID circuit or by using another suitable method.

[0027] Once programmable bit 414 is set to indicate the RFID circuit is disabled, programmable bit 414 may be reset to the first value (e.g., logic low) by an RFID writer to re-enable the RFID circuit. Accordingly, the RFID circuit is disabled directly in response to a predetermined number of readings of the RFID circuit and may be re-enabled by an RFID writer. Read count 406 and/or

predetermined read count 410 may also be reset by an RFID writer when programmable bit 414 is reset or logic circuit 402 may reset read count 406 in response to an RFID writer resetting programmable bit 414. In another example, programmable bit 414 may be omitted, and logic circuit 402 may determine whether to set the enable/disable signal based on comparing read count 406 to predetermined read count 410. In a single use example, read count 406 and predetermined read count 410 may be omitted, and logic circuit 402 may set programmable bit 414 to the second value in response to the RFID circuit being read.

[0028] Figure 5 illustrates one example of a security circuit 500 including a voltage multiplier circuit. In one example, security circuit 500 provides security circuit 106 previously described and illustrated with reference to Figure 1 or self-destruct circuit 206 previously described and illustrated with reference to Figure 2. Security circuit 500 includes a voltage source 502 from a power rectifier, such as power rectifier 314 of RFID circuit 300 previously described and illustrated with reference to Figure 3. Security circuit 500 also includes a plurality of capacitors 506₁ to 506₄, a plurality of diodes 508₁ to 508₄, a logic circuit 510, and a switch 514.

[0029] Capacitors 506₁ to 506₄ and diodes 508₁ to 508₄ are arranged to provide a voltage multiplier circuit. The positive terminal of voltage source 502 is electrically coupled to capacitor 506₁ of the voltage multiplier circuit. The negative terminal of voltage source 502 is electrically coupled to a common or ground 504 and to diode 508₁ and capacitor 506₂ of the voltage multiplier circuit. Diode 508₄ and capacitor 506₄ of the voltage multiplier circuit are electrically coupled to one side of switch 514. The other side of switch 514 is electrically coupled to a disable signal path 516. Logic circuit 510 is electrically coupled to the control input of switch 514 through a signal path 512.

[0030] The voltage multiplier circuit converts the lower voltage alternating current (AC) electrical power from voltage source 502 to a higher direct current (DC) voltage. While four capacitors 506₁ to 506₄ and four diodes 508₁ to 508₄ are included in the illustrated voltage multiplier circuit, in other examples, any suitable number of capacitors and diodes may be used to provide a suitable DC

voltage. The DC voltage is built up by charging capacitors 506₁ to 506₄ prior to the reading of the RFID circuit. The voltage stored within capacitors 506₁ to 506₄ is sufficient to temporarily disable (e.g., by opening an auto-reset fuse) or permanently destroy (e.g., by opening a one-time fuse or by overloading a circuit such that the circuit is destroyed) the RFID circuit when the stored DC voltage is discharged via switch 514 onto disable signal path 516. In one example, the disable signal on disable signal path 516 is applied to enable/disable signal path 324 of RFID circuit 300 previously described and illustrated with reference to Figure 3.

[0031] Logic circuit 510 controls switch 514 to close in response to a predetermined number of readings of the RFID circuit. Switch 514 is closed once the read cycle that triggered the closing of switch 514 is complete. In one example, logic circuit 510 closes switch 514 in response to one reading of the RFID circuit. In this example, logic circuit 510 may include a resistor/capacitor (RC) circuit to delay the closing of switch 514 until the reading of the RFID circuit is complete. In another example, logic circuit 510 closes switch 514 in response to a number of readings of the RFID circuit greater than one. Logic circuit 510 may be a discrete circuit or integrated within a logic circuit of an RFID circuit, such as logic circuit 318 of RFID circuit 300 previously described and illustrated with reference to Figure 3.

[0032] Figure 6 is a block diagram illustrating one example of an RFID circuit 600 including a plurality of fuse locations 626₁ to 626₈ (indicated by dashed lines) that may be used to disable the RFID circuit. While a fuse at any one of fuse locations 626₁ to 626₈ is sufficient for disabling RFID circuit 600, RFID circuit 600 may include a fuse at more than one fuse location 626₁ to 626₈. Accordingly, the particular fuse location(s) may be selected based on manufacturability, security, or other suitable considerations. In one example, RFID circuit 600 provides RFID circuit 102 previously described and illustrated with reference to Figure 1 or RFID circuit 202 previously described and illustrated with reference to Figure 2.

[0033] RFID circuit 600 includes an antenna 602, a modulator 606, a demodulator 610, a power rectifier 614, a logic circuit 618, and a memory 622.

Antenna 602 is electrically coupled to one side of fuse location 626₁ through a signal path 604. The other side of fuse location 626₁ is electrically coupled to one side of each fuse location 626₂ to 626₄ through a signal path 605. The other side of fuse location 626₂ is electrically coupled to modulator 606 through a signal path 607. The other side of fuse location 626₃ is electrically coupled to demodulator 610 through a signal path 611. The other side of fuse location 626₄ is electrically coupled to power rectifier 614 through a signal path 615.

[0034] Modulator 606 is electrically coupled to one side of fuse location 626₅ through a signal path 608. The other side of fuse location 626₅ is electrically coupled to logic circuit 618 through a signal path 609. Demodulator 610 is electrically coupled to one side of fuse location 626₆ through a signal path 612. The other side of fuse location 626₆ is electrically coupled to logic circuit 618 through a signal path 613. Power rectifier 614 is electrically coupled to one side of fuse location 626₇ through a signal path 616. The other side of fuse location 626₇ is electrically coupled to logic circuit 618 through a signal path 617. Logic circuit 618 is electrically coupled to one side of fuse location 626₈ through a signal path 620. The other side of fuse location 626₈ is electrically coupled to memory 622 through a signal path 621.

[0035] A fuse at fuse location 626₁ may be used to disable antenna 602. If fuse location 626₁ is not used, signal path 604 is directly electrically coupled to signal path 605. A fuse at fuse location 626₂ and/or 626₅ may be used to disable modulator 606. If fuse location 626₂ and/or 626₅ is not used, signal path 605 is directly electrically coupled to signal path 607 and/or signal path 608 is directly electrically coupled to signal path 609. A fuse at fuse location 626₃ and/or 626₆ may be used to disable demodulator 610. If fuse location 626₃ and/or 626₆ is not used, signal path 605 is directly electrically coupled to signal path 611 and/or signal path 612 is directly electrically coupled to signal path 613. A fuse at fuse location 626₄ and/or 626₇ may be used to disable power rectifier 614. If fuse location 626₄ and/or 626₇ is not used, signal path 605 is directly electrically coupled to signal path 615 and/or signal path 616 is directly electrically coupled to signal path 617. A fuse at fuse location 626₈ may be used to disable logic

circuit 618 and/or memory 622. If fuse location 626₈ is not used, signal path 620 is directly electrically coupled to signal path 621.

[0036] A fuse at a selected fuse location 626₁ to 626₈ remains closed until a disable signal is applied across the fuse. A disable signal, such as a disable signal on disable signal path 516 of security circuit 500 previously described and illustrated with reference to Figure 5, may be applied to one side of the fuse while the other side of the fuse is grounded (e.g., via a switch (not shown)) to overload and thereby open the fuse to disable RFID circuit 600. The fuse may be a single use fuse to permanently disable RFID circuit 600 once the fuse is opened or may be an auto-reset fuse that automatically resets after a predetermined period to re-enable RFID circuit 600. In one example, the disable signal is applied at the end of a read cycle, which prevents the operation of RFID circuit 600 for subsequent read cycles.

[0037] Figure 7 illustrates one example of a security circuit 700 including a capacitor used to enable and disable an RFID circuit. In one example, security circuit 700 provides security circuit 106 previously described and illustrated with reference to Figure 1. Security circuit 700 includes a logic circuit 702 and a capacitor 704. Logic circuit 702 is electrically coupled to one side of capacitor 704 through an enable/disable signal path 708. The other side of capacitor 704 is electrically coupled to a common or ground 706. Logic circuit 702 may be a discrete circuit or integrated within a logic circuit of an RFID circuit, such as logic circuit 318 of RFID circuit 300 previously described and illustrated with reference to Figure 3.

[0038] When capacitor 704 is charged, the RFID circuit is disabled. When capacitor 704 is discharged, the RFID circuit is enabled. In response to a predetermined number of readings of the RFID circuit, logic circuit 702 charges capacitor 704 to provide a disable signal on enable/disable signal path 708. Once capacitor 704 is discharged after a predetermined period based on logic circuit 702 and the size of capacitor 704, an enable signal is provided on enable/disable signal path 708. In one example, the signal on enable/disable signal path 708 is applied to enable/disable signal path 324 of RFID circuit 300 previously described and illustrated with reference to Figure 3.

[0039] Although specific examples have been illustrated and described herein, a variety of alternate and/or equivalent implementations may be substituted for the specific examples shown and described without departing from the scope of the present disclosure. This application is intended to cover any adaptations or variations of the specific examples discussed herein. Therefore, it is intended that this disclosure be limited only by the claims and the equivalents thereof.

CLAIMS

1. A device comprising:
 - a radio-frequency identification (RFID) circuit; and
 - a security circuit to disable the RFID circuit directly in response to a predetermined number of readings of the RFID circuit.
2. The device of claim 1, wherein the security circuit permanently disables the RFID circuit in response to the predetermined number of readings of the RFID circuit.
3. The device of claim 1, wherein the security circuit temporarily disables the RFID circuit for a predetermined period in response to the predetermined number of readings of the RFID circuit.
4. The device of claim 1, wherein the security circuit comprises a programmable bit to disable the RFID circuit in response to the predetermined number of readings of the RFID circuit, and
 - wherein the programmable bit is resettable by an RFID writer.
5. The device of claim 1, wherein the predetermined number equals one.
6. A device comprising:
 - a radio-frequency identification (RFID) circuit; and
 - a self-destruct circuit to permanently disable the RFID circuit directly in response to a predetermined number of readings of the RFID circuit.
7. The device of claim 6, wherein the self-destruct circuit comprises a voltage multiplier circuit charged via radio signals to permanently disable the RFID circuit in response to the discharge of the voltage stored in the voltage multiplier circuit to the RFID circuit.

8. The device of claim 6, wherein the self-destruct circuit comprises a fuse that is opened in response to the predetermined number of readings of the RFID circuit.
9. The device of claim 6, wherein the predetermined number equals one.
10. A device comprising:
 - a radio-frequency identification (RFID) circuit; and
 - a security circuit to temporarily disable the RFID circuit directly in response to a predetermined number of readings of the RFID circuit.
11. The device of claim 10, wherein the security circuit comprises an auto-reset fuse that is opened in response to the predetermined number of readings of the RFID circuit to disable the RFID circuit, and
 - wherein the auto-reset fuse automatically resets after a predetermined period to re-enable the RFID circuit.
12. The device of claim 11, wherein the security circuit comprises a voltage multiplier circuit charged via radio signals to open the auto-reset fuse in response to the discharge of the voltage stored in the voltage multiplier circuit to the auto-reset fuse.
13. The device of claim 10, wherein the security circuit is resettable to re-enable the RFID circuit via an RFID writer.
14. The device of claim 10, wherein the security circuit comprises a capacitor which when charged disables the RFID circuit and when discharged enables the RFID circuit.
15. The device of claim 10, wherein the predetermined number equals one.




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 2017/012147

A. CLASSIFICATION OF SUBJECT MATTER		
G06K 19/067 (2006.01)		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
G06K 7/00, 7/01, 19/00, 19/06, 19/067, 19/07, 19/073, H05Q 5/00-5/22, G08B 13/00, 13/02, 13/14		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
PatSearch (RUPTO internal), USPTO, PAJ, Esp@cenet, Information Retrieval System of FIPS		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2009/0134977 A1 (AGERE SYSTEMS INC.) 28.05.2009, paragraphs [0009], [0017], [0020]-[0026], [0031], [0032], fig. 1, 2	1-6, 9, 10, 15 13, 14
Y		7, 8, 11, 12
A		13, 14
Y	US 6362738 B1 (MOTOROLA, INC.) 26.03.2002, abstract, column 6, lines 21 –39, column 8, lines 8 –45	1-15
A	US 2013/0207786 A1 (INTERNATIONAL BUSINESS MACHINES CORPORATION) 15.08.2013	1-15
A	US 2011/0254665 A1 (BINFORMA GROUP LIMITED LIABILITY COMPANY) 20.10.2011	1-15
A	US 2007/0285250 A1 (PAUL ANDREW MOSKOWITZ et al), 13.12.2007	1-15
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.		
* Special categories of cited documents:		
“A”	document defining the general state of the art which is not considered to be of particular relevance	“T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
“E”	earlier document but published on or after the international filing date	“X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
“L”	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	“Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
“O”	document referring to an oral disclosure, use, exhibition or other means	“&” document member of the same patent family
“P”	document published prior to the international filing date but later than the priority date claimed	
Date of the actual completion of the international search		Date of mailing of the international search report
22 June 2017 (22.06.2017)		07 September 2017 (07.09.2017)
Name and mailing address of the ISA/RU: Federal Institute of Industrial Property, Berezhkovskaya nab., 30-1, Moscow, G-59, GSP-3, Russia, 125993 Facsimile No: (8-495) 531-63-18, (8-499) 243-33-37		Authorized officer P. Volkov Telephone No. (495) 531-64-81