

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
2 March 2006 (02.03.2006)

PCT

(10) International Publication Number
WO 2006/023255 A1

(51) International Patent Classification: **H01L 21/768**,
23/532

(21) International Application Number:
PCT/US2005/027178

(22) International Filing Date: 29 July 2005 (29.07.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/922,619 19 August 2004 (19.08.2004) US

(71) Applicant (for all designated States except US): **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, Santa Clara, California 95052 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **KING, Sean** [US/US]; 1270 NW 174TH PL, BEAVERTON, OR 97006 (US). **OTT, Andrew** [US/US]; 934 NE SIMMENTAL STREET, HILLSBORO, OR 97124 (US).

(74) Agents: **VINCENT, Lester J.** et al.; **BLAKELY SOKOLOFF TAYLOR & ZAFMAN**, 12400 Wilshire Boulevard||7th Floor, Los Angeles, CA 950025 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: INTEGRATED LOW-K HARD MASK



(57) Abstract: Embodiments of the invention provide a device with a hard mask layer between first and second ILD layers. The hard mask layer may have a k value approximately equal to the first and/or second ILD layers.

INTEGRATED LOW-K HARD MASK

BACKGROUND

Background of the Invention

[0001] In a microelectronic structure, such as a substrate, conductors, such as vias and traces, carry signals between layers of the substrate or other structure. The vias and traces
5 by layers of dielectric materials. Low dielectric constant ("k value") materials are used in the layers of dielectric materials between the conductors to reduce resistance capacitance ("RC") delay and improve device performance. During fabrication of the substrate or other structure, a sacrificial high k value hard mask layer may be used to pattern trenches
10 and holes. The high k value hard mask layer is then removed to keep the k value low.

Brief Description of the Drawings

[0002] Figure 1 is a side cross sectional view of a device with a low dielectric constant ("k value") hard mask layer.

[0003] Figures 2a through 2l are cross sectional side views that illustrate how the
15 device of Figure 1 may be fabricated.

[0004] Figures 3a through 3d are cross sectional side views that illustrate the hard mask may prevent formation of voids from unlanded via holes.

[0005] Figure 4 illustrates a system in accordance with one embodiment.

Detailed Description

20 [0006] In various embodiments, an apparatus and method relating to the formation of a substrate are described. In the following description, various embodiments will be described. However, one skilled in the relevant art will recognize that the various embodiments may be practiced without one or more of the specific details, or with other

methods, materials, or components. In other instances, well-known structures, materials, or operations are not shown or described in detail to avoid obscuring aspects of various embodiments of the invention. Similarly, for purposes of explanation, specific numbers, materials, and configurations are set forth in order to provide a thorough understanding of the invention. Nevertheless, the invention may be practiced without specific details. Furthermore, it is understood that the various embodiments shown in the figures are illustrative representations and are not necessarily drawn to scale.

[0007] Reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure, material, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. Thus, the appearances of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily referring to the same embodiment of the invention. Furthermore, the particular features, structures, materials, or characteristics may be combined in any suitable manner in one or more embodiments.

[0008] Various operations will be described as multiple discrete operations in turn, in a manner that is most helpful in understanding the invention. However, the order of description should not be construed as to imply that these operations are necessarily order dependent. In particular, these operations need not be performed in the order of presentation.

[0009] Figure 1 is a side cross sectional view of a device 100 with a low dielectric constant (“k value”) hard mask layer, according to one embodiment of the invention. The device 100 may include a first interlayer dielectric (“ILD”) layer 102. The first ILD layer 102 may comprise a low k value dielectric material. In an embodiment, the k value of the first ILD layer 102 may be below 3.2. In another embodiment, the k value may be below

3.0. In another embodiment, the k value may be between about 3.0 and about 2.4. In yet other embodiments, the k value may be different. The dielectric material of the first ILD layer 102 may comprise a carbon doped oxide ("CDO"), silicon dioxide (either undoped or doped with phosphorus or boron and phosphorus, or another dopant), silicon nitride, silicon oxy-nitride, porous oxide, an organic containing silicon oxide, a polymer, or another material.

[0010] There may be a first hard mask layer 104 on the first ILD layer 102. The first hard mask layer 104 may comprise a low k value dielectric material. In some embodiments, the k value of the first hard mask layer 104 may be approximately the same as the k value of the first ILD layer 102, while in other embodiments the k value of the two layers 102, 104 may be different. For example, in an embodiment, the k value of the first hard mask layer 104 may be within about 1.0 of the k value of the first ILD layer 102. In an embodiment, the k value of the first hard mask layer 104 may be within about 0.5 of the k value of the first ILD layer 102, although other differences between the k values of the two layers 102, 104 may also exist in other embodiments. In an embodiment, the k value of the first hard mask layer 104 may be below 3.2. In another embodiment, the k value may be below 3.0. In another embodiment, the k value may be between about 3.0 and about 2.4. In yet other embodiments, the k value may be different. In some embodiments, the material of the first hard mask layer 104 may be compositionally or structurally different from the material of the first ILD layer 102 to allow high etch selectivity between the two layers 102, 104. For example, in some embodiments, the etch rate of the ILD layer 102 may be 25% to 50% faster than that of the first hard mask layer 104, though in other embodiments the etch selectivity of the various materials used for the layers 102, 104 and for various etching processes may be different. In some embodiments, the material of the first hard mask layer 104 may comprise below about 20% silicon. In

some embodiments, the material of the first hard mask layer 104 may comprise between about 10% and about 20% silicon. In some embodiments, the material of the first hard mask layer 104 may comprise about 16% silicon, about 77% carbon, and about 7% oxygen.

5 [0011] The first ILD layer 102 may have a thickness 112 and the first hard mask layer 104 may have a thickness 110. In an embodiment, the first hard mask layer 104 may have a thickness 110 between about 100 angstroms and about 1000 angstroms. In another embodiment, the first hard mask layer 104 may have a thickness 110 between about 200 angstroms and about 1000 angstroms. In yet other embodiments, the thickness 110 of the
10 first hard mask layer 104 may be greater than 1000 angstroms. In some embodiments, the thickness 110 of the first hard mask layer 104 may be as great as the thickness 112 of the first ILD layer 102. For example in some embodiments where the k value of the first ILD layer 102 and the k value of the first hard mask layer 104 are similar, having a large thickness 110 of the first hard mask layer 104 relative to the thickness 112 of the first ILD
15 layer 102 may not substantially increase the k value of the combined layers 102, 104 to create RC delay problems. In other embodiments, the first hard mask layer 104 may have a thickness 110 that is greater or less than the thickness 112 of the first ILD layer 102.

[0012] The device 100 may include conductors, such as traces 106 in the first ILD layer 102 and/or first hard mask layer 104. The traces 106 may comprise a conductive
20 material such as copper, aluminum, or another material. The traces 106 may extend at least partially into the first ILD layer 102 so that the first ILD layer 102 may partially surround the trace 106, as illustrated in Figure 1. The bottom surface of the trace 106 may be below the top surface of the first ILD layer 102. The trace 106 may also have a top surface that extends above the top surface of the first ILD layer 102. In an embodiment
25 illustrated in Figure 1, the trace 106 may extend through the first hard mask layer 104 to

result in the top surface of the trace 106 being substantially flush with the top surface of the first hard mask layer 104. In other embodiments, the trace 106 may be arranged differently and may not extend all the way through the first hard mask layer 104, or not extend into the hard mask layer 104 at all.

5 [0013] In some embodiments, there may be a cap layer 108 on the top surface of the trace 106. The cap layer 108 may be a thin conductive layer that may act as a barrier layer to prevent diffusion or electromigration of the material of the trace 106. In an embodiment, the cap layer 108 may comprise cobalt, although it may comprise other materials in other embodiments.

10 [0014] There may be a second ILD layer 114 on the first hard mask layer 104, trace 106, and/or cap layer 108. The second ILD layer 114 may comprise a low k material such as described above with respect to the first ILD layer 102. There may be a second hard mask layer 116 on the second ILD layer 114. The second hard mask layer 116 may comprise a low k material such as that described above with respect to the first hard mask
15 layer 104. The thickness of the second hard mask layer 116 may also be as described above with respect to the first hard mask layer 104.

[0015] The device 100 may include additional conductors, such as trace 120 and via 118, in the second ILD layer 114 and/or second hard mask layer 116. Traces 120 in the second ILD layer 114 may be similar to the traces 106 in the first ILD layer 102 described
20 above.

[0016] Vias 118 may extend all the way through the second ILD layer 114 to make an electrical connection with traces 106 or other conductors below. As with the traces 106, 120, vias 118 may comprise a conductive material such as copper, aluminum, or another material. The via 118 may extend into the second ILD layer 114 so that the second ILD
25 layer 114 may partially surround the via 118, as illustrated in Figure 1. The via 118 may

have a top surface that extends above the top surface of the second ILD layer 114. In an embodiment illustrated in Figure 1, the via 118 may extend through the second hard mask layer 116 to result in the top surface of the via 118 being substantially flush with the top surface of the second hard mask layer 116. In other embodiments, the via 118 may be
5 arranged differently and may not extend all the way through the second hard mask layer 116, or not extend into the second hard mask layer 116 at all. Vias similar to the via 118 may also extend through the first ILD layer 102 and/or first hard mask layer 104.

[0017] There may be a cap layer 122 on the conductors 118, 120 of the second ILD layer 114. The cap layer 122 may be similar to the cap layer 108 described above.

10 [0018] Figures 2a through 2l are cross sectional side views that illustrate how the device 100 of Figure 1 may be fabricated according to one embodiment of the present invention.

[0019] Figure 2a illustrates the first ILD layer 102. The first ILD layer 102 may be a low k value material, as discussed above. In some embodiments, the first ILD layer 102
15 may be formed on a substrate (not shown). The substrate may include one or more layers and devices. The substrate may include conducting material, insulating material, semiconducting material, and other materials or material combinations. For example, in one embodiment the device 100 may be a microprocessor die and the substrate may include many millions of transistors.

20 [0020] Figure 2b illustrates the first hard mask layer 104 deposited on the first ILD layer 102. The first hard mask layer 104 may be a material as described above, with a thickness also as described above.

[0021] Figure 2c illustrates the first hard mask layer 104 after it has been patterned, to form a patterned first hard mask layer 202. The patterning may be achieved by
25 photolithography methods, including depositing a layer of photoresist, patterning the

photoresist, then removing portions of the first hard mask layer 104 no longer covered by the photoresist. In some embodiments, an etching process, such as a chemical etch process or sputter etch process may be used to remove portions of the first hard mask layer 104 to form the patterned first hard mask layer 202. In some embodiments, because the first hard mask layer 104 covers and protects the first ILD layer 102 during photoresist development and removal processes, such processes may have little to no effect on the first ILD layer 102. Thus, in such embodiments, various different photoresist materials and photoresist patterning processes may be used without requiring matching of the material of the first ILD layer 102 to be compatible with the photoresist and photoresist processing steps. Also, in some embodiments use of the first hard mask layer 104 on the first ILD layer 104 may allow use of a thinner layer of photoresist to pattern what will eventually be holes and/or trenches in the first ILD layer 102. The use of a thinner photoresist layer may allow formation of finer features in the first ILD layer 102.

[0022] Figure 2d illustrates trenches 204 formed in the first ILD layer 102. In an embodiment, the patterned hard mask layer 202 acts as a mask to remove selected portions of the first ILD layer 102 to form the trenches 204. In some embodiments, the photoresist layer may remain in place on the first hard mask layer 104 during formation of the trenches 204, while in other embodiments, the photoresist layer may be removed prior to formation of the trenches 204. In an embodiment, an etching operation may form the trenches 204 in the first ILD layer 102, although other processes to remove material from the first ILD layer 102 may be used to form the trenches 204. The illustrated trenches 204 extend only partially into the first ILD layer 102. In other embodiments, holes for vias may be formed that extend all the way through the first ILD layer 102 to any layers or devices below the first ILD layer 102.

[0023] Figure 2e illustrates a barrier layer 206 that may be deposited in the trenches 204. In some embodiments, a barrier layer 206 may be deposited in the trenches 204 to help prevent diffusion of additional material deposited in the trenches into the first ILD layer 102. In other embodiments, a seed layer may be deposited in the trenches 204
5 instead of the barrier layer 206 or in addition to the barrier layer 206. The seed layer may be a conductive layer that may allow, for example, electroplating of conductive material on the seed layer. In yet other embodiments, additional layers may be deposited in the trench 204 in addition to or in place of the barrier layer 206 and/or seed layer.

[0024] Figure 2f illustrates the conductive traces 106 that have been formed in the
10 trenches 204. As discussed above, the conductive traces 106 may comprise a conductive material, such as copper, aluminum, or another material, that may be deposited by electroplating or another method. In some embodiments where holes are formed all the way through the first ILD layer 102, one or more vias may be formed in addition to or in place of the traces. In the embodiment illustrated in Figure 2f, the traces 106 extend
15 partially into the first ILD layer 102, and are thus partially surrounded by the first ILD layer 102. The top surfaces of the traces 106 are above the top surface of the first ILD layer 102.

[0025] In some embodiments, after depositing the material to form the traces 106, a planarization process may be applied. This may be a chemical mechanical polishing
20 ("CMP") process or another type of process, and may result in the top surface of the traces 106 being substantially flush with the top surface of the first hard mask layer 104.

[0026] Figure 2g illustrates a cap layer 108 that has been deposited on the traces 106. As described above, the cap layer 108 may be a thin conductive layer that may act as a barrier layer to prevent diffusion or electromigration of the material of the trace 106. In an

embodiment, the cap layer 108 may comprise cobalt, although it may comprise other materials in other embodiments.

[0027] Figure 2h illustrates the second ILD layer 114 formed on the first hard mask layer 104 and traces 106 in the first ILD layer 102. The second ILD layer 114 may be a material similar or identical to the material of the first ILD layer 102. As seen in Figure 2h (as well as Figures 1 and 2i through 3d), the first hard mask layer 104 may remain in place on the first ILD layer 102 and below the second ILD layer 114 during the fabrication of the device 100 and in the completed device 100.

[0028] Figure 2i illustrates the second hard mask layer 116 deposited on the second ILD layer 114. The second hard mask layer 116 may be a material similar or identical to the material of the first hard mask layer 104, as described above, with a thickness also similar or identical to that described above for the first hard mask layer 104 with respect to the first ILD layer 102.

[0029] Figure 2j illustrates the second hard mask layer 116 after it has been patterned, to form a patterned second hard mask layer 208, with a via opening 209 through which material of the second ILD layer 114 may be removed to form a via hole. This patterning may be performed in the same way as the patterning of the first hard mask layer 104, described with respect to Figure 2c, above. In Figure 2j, the patterned second hard mask layer 208 has been patterned to allow formation of a via hole through the second ILD layer 114.

[0030] Figure 2k illustrates a via hole 210 and a trench 212 formed in the second ILD layer 114. In an embodiment, the patterned hard mask layer 208 acts as a mask to allow removal of selected portions of the second ILD layer 114 to form the via hole 210. The first hard mask layer 104 may act as an etch stop layer to prevent removal of material of the first ILD layer 102 during formation of the via hole 210 if the via hole 210 is

unlanded. The second hard mask layer 116 may then be patterned again to open holes in the second hard mask layer 116 to allow formation of trenches 212 in the second ILD layer 114. A barrier and/or other layer(s) (not shown) may be formed in the via hole 210 and/or trench 212.

5 **[0031]** Figure 21 illustrates the conductive trace 120 and the via 118 that have been formed in the trench 212 and via hole 210. As discussed above, the trace 120 and the via 118 may comprise a conductive material, such as copper, aluminum, or another material, that may be deposited by electroplating or another method. In the embodiment illustrated in Figure 21, the trace 120 extends partially into the second ILD layer 114, and is thus
10 partially surrounded by the second ILD layer 114. The top surface of the trace 120 is above the top surface of the second ILD layer 114. The via 118 extends all the way through the second ILD layer 114 to make electrical contact with the trace 106 in the first ILD layer 102. Vias 118 may also make electrical contact with vias in the first ILD layer 102, or other conductive structures.

15 **[0032]** In some embodiments, after depositing the material to form the trace 120 and via 118, a planarization process may be performed. This may be a chemical mechanical polishing ("CMP") process or another type of process, and may result in the top surface of the trace 120 and via 118 being substantially flush with the top surface of the second hard mask layer 116.

20 **[0033]** A cap layer 122 similar to the cap layer 108 may be deposited on the trace 120 and/or via 118. Figure 1 illustrates an embodiment with such a cap layer.

25 **[0034]** Figures 3a through 3d are cross sectional side views that illustrate how fabrication of the device 100 of Figure 1, with a hard mask that remains in place, may prevent formation of voids from unlanded via holes according to one embodiment of the present invention. An unlanded via hole is a via hole that is formed that extends laterally

beyond the edge of the conductor at the bottom of the via hole. In such cases, portions of the material next to the conductor may be removed, leaving a high aspect ratio hole below the intended depth of the via hole and next to the conductor. When conductive material is deposited in the via hole, the high aspect ratio hole may be too deep and narrow to be
5 filled with the conductive material, resulting in a void.

[0035] Figure 3a illustrates a trace 106 through the first hard mask layer 104 and extending partially into the first ILD layer 102. The second ILD layer 114 and second hard mask layer 116 have been formed on the trace 106 and first hard mask layer 104.

[0036] Figure 3b illustrates an unlanded via hole 302 formed through the second hard
10 mask layer 116 and second ILD layer 114. As can be seen in the Figure, the bottom of the via hole 302 has partially missed the trace 106. Since the first hard mask layer 104 has been left in place and the second ILD layer 114 formed on top of it, the first hard mask layer 104 may act as an etch stop layer, and prevent the portion of the via hole 302 that has missed the trace 106 from extending down below the surface of the first hard mask
15 layer 104. This may substantially prevent formation of a high aspect ratio hole next to the trace 106, which may prevent formation of voids.

[0037] Figure 3c illustrates formation of a trench 303 that extends part way into the second ILD layer 114. Figure 3d illustrates formation of the via 304 and trace 305 in the unlanded via hole 302 and trench 303. Since the first hard mask layer 104 may prevent
20 the formation of a high aspect ratio hole next to the trace 106, the first hard mask layer 104 may prevent formation of a void next to the trace 106 and below the via 302.

[0038] Similarly to the situation described in Figures 3a through 3d, a via hole 302 may be formed through a second hard mask layer 116 and second ILD layer 114 and not overlap with any portion of a trace 106 (where the via hole 302 of Figure 3b only partially
25 misses a trace 106). In such a situation, the hard mask layer 104 may act as an etch stop

layer and substantially prevent the via hole 302 from extending down below the hard mask layer 104. This may prevent the aspect ratio of the via hole 302 from getting too large, and prevent formation of a void in such a large aspect ratio hole. This may allow unlanded vias to be formed without the formation of voids.

5 **[0039]** Figure 4 illustrates a system 400 in accordance with one embodiment. As illustrated, for the embodiment, system 400 includes computing device 402 for processing data. Computing device 402 may include a motherboard 404. Motherboard 404 may include in particular a processor 406, and a networking interface 408 coupled to a bus 410. More specifically, processor 406 may comprise the device 100 that has the earlier
10 described low k hard mask layer.

[0040] Depending on the applications, system 400 may include other components, including but are not limited to volatile and non-volatile memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, mass storage (such as hard disk, compact disk (CD), digital versatile disk (DVD) and so forth), and so forth. One or more
15 of these components may also include the earlier described compliant interconnects.

[0041] In various embodiments, system 400 may be a personal digital assistant (PDA), a mobile phone, a tablet computing device, a laptop computing device, a desktop computing device, a set-top box, an entertainment control unit, a digital camera, a digital video recorder, a CD player, a DVD player, or other digital device of the like.

20 **[0042]** The foregoing description of the embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Various additional layers and/or structures may be included or omitted from the described embodiment. Processes described may performed in a different order than the described embodiment
25 and steps may be left out/or added in additional embodiments. This description and the

claims following include terms, such as left, right, top, bottom, over, under, upper, lower, first, second, etc. that are used for descriptive purposes only and are not to be construed as limiting. The embodiments of a device or article described herein can be manufactured, used, or shipped in a number of positions and orientations. Persons skilled in the relevant art can appreciate that many modifications and variations are possible in light of the above 5 teaching. Persons skilled in the art will recognize various equivalent combinations and substitutions for various components shown in the Figures. It is therefore intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.

CLAIMS

I claim:

1. A method, comprising:

depositing a first interlayer dielectric layer having a low dielectric constant;

5 depositing a first hard mask layer having a low dielectric constant on the first interlayer dielectric layer;

forming an opening in the first hard mask layer to expose the first interlayer dielectric layer;

forming a first trench in the first interlayer dielectric layer;

10 depositing a first conductive trace in the trench; and

depositing a second interlayer dielectric layer on the first conductive trace and first hard mask layer.

2. The method of claim 1, wherein each of the first hard mask layer and the first interlayer dielectric layer has a dielectric constant value of less than about 3.2.

15 3. The method of claim 2, wherein the dielectric constant value of the first hard mask layer and the first interlayer dielectric layer are approximately equal.

4. The method of claim 2, wherein the dielectric constant value of the first hard mask layer and the first interlayer dielectric layer is in a range from about 2.4 to about 3.2.

5. The method of claim 1, further comprising planarizing the first conductive
20 trace and the first hard mask layer so the first hard mask layer has a top surface substantially flush with a top surface of the first conductive trace.

6. The method of claim 1, further comprising depositing a cap layer on the first conductive trace, and the second interlayer dielectric layer is deposited on the first hard mask layer and the cap layer, which is on the first conductive trace.

7. The method of claim 1, further comprising:

depositing a second hard mask layer on the second interlayer dielectric layer;

forming an opening in the second hard mask layer to expose the second interlayer dielectric layer;

5 forming a via hole in the first interlayer dielectric layer; and

depositing a conductive via in the via hole to form an electrical connection with the first conductive trace.

8. The method of claim 1, wherein the first hard mask layer comprises between about 10% and about 20% silicon.

10 9. The method of claim 1, wherein the first hard mask layer comprises about 16% silicon, about 77% carbon, and about 7% oxygen.

10. A device, comprising:

a first interlayer dielectric layer with a top surface and having a low dielectric constant;

15 a first conductive trace extending at least partially into the first interlayer dielectric layer, and having a top surface above the top surface of the first interlayer dielectric layer;

a first hard mask layer having a low dielectric constant with a top surface substantially flush with the top surface of the first conductive trace;

20 a second interlayer dielectric layer on the first conductive trace and first hard mask layer, and having a top surface;

a second conductive trace extending at least partially into the second interlayer dielectric layer, and having a top surface above the top surface of the second interlayer dielectric layer; and

a second hard mask layer with a top surface substantially flush with the top surface of the second conductive trace.

11. The device of claim 10, further comprising a cap layer on the first conductive trace, between the first conductive trace and the second interlayer dielectric layer.

5 12. The device of claim 10, wherein the first hard mask layer has a thickness between about 200 angstroms and about 1000 angstroms.

13. The device of claim 10, wherein the first interlayer dielectric layer has a dielectric constant value and the first hard mask layer has a dielectric constant value within about 0.5 of the dielectric constant value of the first interlayer dielectric layer.

10 14. The device of claim 10, wherein the dielectric constant value of the first interlayer dielectric layer and the first hard mask layer is in a range from about 2.4 to about 3.2.

15. The device of claim 10, wherein the first hard mask layer comprises comprises between about 10% and about 20% silicon.

15 16. The device of claim 15, wherein the first hard mask layer comprises about 16% silicon, about 77% carbon, and about 7% oxygen.

17. A device, comprising:

an interlayer dielectric layer with a top surface;

a hard mask layer on the interlayer dielectric layer having a bottom surface
20 adjacent the top surface of the interlayer dielectric layer;

a conductive trace at least partially surrounded by the interlayer dielectric layer;
and

wherein both the hard mask layer and the interlayer dielectric layer have a dielectric constant value of less than about 3.2.

18. The device of claim 17, wherein the first hard mask layer comprises between about 10% and about 20% silicon.

19. The device of claim 17, wherein the first hard mask layer comprises about 16% silicon, about 77% carbon, and about 7% oxygen.

5 20. The device of claim 17, wherein the conductive trace has a top surface above the top surface of the first interlayer dielectric layer.

21. The device of claim 20, wherein the hard mask layer has a top surface substantially flush with the top surface of the conductive trace.

10 22. The device of claim 17, wherein the dielectric constant value of the interlayer dielectric layer and the hard mask layer are approximately equal.

23. The device of claim 17, wherein the hard mask layer has a thickness between about 200 angstroms and about 1000 angstroms.

24. The device of claim 17, wherein the dielectric constant value of the interlayer dielectric layer and the hard mask layer is in a range from about 2.4 to about 3.2.

15 25. The device of claim 17, further comprising:

a second interlayer dielectric layer on the conductive trace and hard mask layer,
and having a top surface;

a second hard mask layer on the second interlayer dielectric layer having a bottom
surface adjacent the top surface of the second interlayer dielectric layer;

20 a second conductive trace at least partially surrounded by the interlayer dielectric
layer; and

wherein each of the second hard mask layer and the second interlayer dielectric
layer has a dielectric constant value of less than about 3.2.




Figure 1




Figure 2a




Figure 2b




Figure 2c




Figure 2d




Figure 2e




Figure 2f




Figure 2g




Figure 2h




Figure 2i




Figure 2j




Figure 2k




Figure 2I

Figure 3a




Figure 3b




Figure 3c





Figure 3d






Figure 4

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US2005/027178

A. CLASSIFICATION OF SUBJECT MATTER
H01L21/768 H01L23/532

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2001/006848 A1 (ALLADA SUDHAKAR ET AL) 5 July 2001 (2001-07-05)	1-5, 8, 10, 12, 14, 15, 17, 18, 20-24
Y	the whole document	6, 11
X	US 2003/113995 A1 (XIA LI-QUN ET AL) 19 June 2003 (2003-06-19) paragraphs '0018! - '0023! ----- -/--	1-5, 10, 13, 14, 17, 20-22, 24

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *G* document member of the same patent family

Date of the actual completion of the international search

22 November 2005

Date of mailing of the international search report

29/11/2005

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Ploner, G

INTERNATIONAL SEARCH REPORT

International Application No.

PCT/US2005/027178

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2004/094839 A1 (FITZSIMMONS JOHN A ET AL) 20 May 2004 (2004-05-20) paragraphs '0022!, '0023!, '0025!, '0026!, '0029!, '0042!; figures 2,3 -----	1-5, 10, 13, 14, 17, 20-22, 24
X	US 2004/119163 A1 (WONG LAWRENCE ET AL) 24 June 2004 (2004-06-24) the whole document -----	1, 2, 4, 5, 7, 10, 14, 17, 20, 21, 24, 25
Y	PATENT ABSTRACTS OF JAPAN vol. 2002, no. 07, 3 July 2002 (2002-07-03) & JP 2002 093747 A (SONY CORP), 29 March 2002 (2002-03-29) abstract -----	6, 11
A	US 2003/075803 A1 (GATES STEPHEN MCCONNELL ET AL) 24 April 2003 (2003-04-24) the whole document -----	1-25

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PCT/US2005/027178

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2001006848 A1	05-07-2001	US 6218317 B1	17-04-2001
US 2003113995 A1	19-06-2003	NONE	
US 2004094839 A1	20-05-2004	AU 2003279460 A1	03-06-2004
		EP 1561241 A1	10-08-2005
		WO 2004044978 A1	27-05-2004
		US 2005023693 A1	03-02-2005
US 2004119163 A1	24-06-2004	NONE	
JP 2002093747 A	29-03-2002	NONE	
US 2003075803 A1	24-04-2003	CN 1505834 A	16-06-2004
		EP 1371091 A1	17-12-2003
		JP 2005500669 T	06-01-2005
		TW 544845 B	01-08-2003
		WO 02071467 A1	12-09-2002
		US 2003183937 A1	02-10-2003
		US 2002117760 A1	29-08-2002