



(51) International Patent Classification:

H01L 21/02 (2006.01) H01L 31/0312 (2006.01)
H01L 21/20 (2006.01)

(21) International Application Number:

PCT/AU2018/050999

(22) International Filing Date:

13 September 2018 (13.09.2018)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

2017903720 13 September 2017 (13.09.2017) AU
2017904860 01 December 2017 (01.12.2017) AU

(71) Applicant: UNIVERSITY OF TECHNOLOGY SYDNEY [AU/AU]; 15-73 Broadway, Ultimo, New South Wales 2007 (AU).

(72) Inventors: IACOPI, Francesca; C/- University of Technology Sydney, 15-73 Broadway, Ultimo, New South Wales 2007 (AU). PRADEEPKUMAR, Aiswarya; C/- University of Technology Sydney, 15-73 Broadway, Ultimo, New South Wales 2007 (AU).

(74) Agent: DAVIES COLLISON CAVE PTY LTD; 1 Nicholson Street, Melbourne, Victoria 3000 (AU).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ,

UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: ELECTRICAL ISOLATION STRUCTURE AND PROCESS




Fig. 5

(57) Abstract: An electrical isolation process, including: receiving a substrate including a layer of carbon-rich material on silicon; and selectively removing regions of the substrate to form mutually spaced islands of the carbon-rich material on the silicon; wherein the layer of carbon-rich material on silicon includes the layer of carbon-rich material on an electrically conductive layer of silicon on an electrically insulating material, and the step of selectively removing regions of the substrate includes removing the carbon-rich material and at least a portion of the electrically conductive layer of silicon from those regions to provide electrical isolation between the islands of carbon-rich material on silicon.



ELECTRICAL ISOLATION STRUCTURE AND PROCESS

TECHNICAL FIELD

The present invention relates to an electrical isolation structure and process, which may include (or may be used to form) mutually spaced and mutually electrically isolated islands of a carbon-rich material such as silicon carbide, diamond or diamond-like carbon on a layer of silicon on an electrical insulator.

BACKGROUND

Both Silicon Carbide (SiC) and Silicon (Si) are semiconducting materials that are used to create products such as memory, light emitting diodes (LEDs), micro-electro-mechanical systems (MEMS) and other types of devices. For example, crystalline SiC is the material of choice for MEMS transducers when device reliability in extreme environments is a primary concern. However, due to both the high cost of bulk SiC wafers and their expensive bulk micromachining processes, the use of SiC has been limited to only a few applications, typically those found in the aerospace industry.

However, recent improvements in SiC growth reactor technology has enabled the formation of thin, high quality epitaxial layers of SiC on Si wafers up to 300 mm in diameter at a reasonable cost. Thin film hetero-epitaxial SiC on Si has vast potential for MEMS, as it enables the realization of advanced micro-transducers that benefit from the mechanical properties of the SiC on low-cost Si substrates through established fabrication processes (including silicon micromachining). Similarly, the relatively large bandgap of SiC makes it well suited for power electronics and harsh environments. In addition, Si wafers with diameters up to 300 mm are now readily available, contributing to the overall reduction of SiC device production costs.

In addition to the above, the relatively new material graphene, consisting of a two-dimensional sheet of carbon, is currently an extremely active area of research due to graphene's many desirable properties (including extremely high fracture strength and electrical and thermal conductivities, lubrication properties, optical thinness (making the graphene appropriate for electronic screens), and excellent functionality (for sensors). Recently, a new process was developed to allow thin films of graphene to be formed via forming alloys from metals deposited on SiC.

- 2 -

Despite the enormous potential of the above and other related technologies based on thin films of heteroepitaxial SiC on Si, a 'showstopper' to the development of devices and structures based on this material is that the electrical properties of heteroepitaxial SiC on Si are severely compromised by substantial leakage current or even complete electrical shorting of the SiC layer to the underlying silicon. This problem is recognised by the SiC community as a universal limitation of the SiC on silicon system, and is believed to be caused by the presence of stacking faults in the SiC originating at the SiC/silicon interface, as described in X. Song et. al, Applied Physics Letters 96, 142104 2010, which relieve strain in the SiC arising from the lattice mismatch between the SiC and the underlying Si. For example, in the case of 3C-SiC on Si, the strain is of the order of 20%. Attempts to overcome this fundamental limitation include growing SiC on a AlN layer rather than directly on silicon, as described in S. Jiao et. al., *Materials Science Forum* **806**, 89 (2014).

It is desired to provide an electrical isolation structure and process that alleviate one or more difficulties of the prior art, or that at least provide a useful alternative.

SUMMARY

In accordance with some embodiments of the present invention, there is provided an electrical isolation process, including:

- receiving a substrate including a layer of carbon-rich material on silicon; and
- selectively removing regions of the substrate to form mutually spaced islands of the carbon-rich material on the silicon;

- wherein the layer of carbon-rich material on silicon includes the layer of carbon-rich material on an electrically conductive layer of silicon on an electrically insulating material, and the step of selectively removing regions of the substrate includes removing the carbon-rich material and at least a portion of the electrically conductive layer of silicon from those regions to provide electrical isolation between the islands of carbon-rich material on silicon.

In some embodiments, the electrically insulating material is silicon.

- 3 -

In some embodiments, the electrical isolation process includes forming the substrate by growing the carbon-rich material on an electrically insulating silicon substrate, wherein the step of growing includes forming the electrically conductive layer of silicon between the layer of carbon-rich material and a remaining portion of the electrically insulating silicon substrate.

In some embodiments, the step of removing the carbon-rich material and at least a portion of the silicon includes removing only a portion of the electrically conductive layer of silicon.

In some embodiments, the step of removing the carbon-rich material and at least a portion of the silicon includes removing the electrically conductive layer of silicon.

In some embodiments, the carbon-rich material is 3C-SiC epitaxial with the silicon substrate, and the step of selectively removing regions of the substrate includes removing at least about 20 microns of the silicon substrate.

In some embodiments, the substrate includes the layer of carbon-rich material on a silicon-on-insulator (SOI) substrate.

In some embodiments, the electrically insulating material is sapphire or a layer of electrically insulating silicon on sapphire.

In some embodiments, the electrically insulating material is a silicon oxide material or a layer of electrically insulating silicon on a silicon oxide material.

In some embodiments, the electrical isolation process includes forming the substrate by growing the carbon-rich material on the silicon-on-insulator (SOI) substrate.

In some embodiments, the step of selectively removing regions of the substrate includes removing all of a silicon layer of the SOI substrate from those regions.

In some embodiments, the electrical isolation process includes estimating a thickness of the removed silicon based on a corresponding diffusion length of interstitial carbon in silicon.

- 4 -

In some embodiments, the electrical isolation process includes estimating a thickness of the removed silicon based on electrical measurements of corresponding substrates etched to different depths.

In some embodiments, the carbon-rich material is diamond or diamond-like carbon.

In some embodiments, the carbon-rich material is silicon carbide.

In accordance with some embodiments of the present invention, there is provided an electrical isolation structure formed by any one of the above processes.

In accordance with some embodiments of the present invention, there is provided an electrical isolation structure, including:

- a substrate composed of an electrically insulating substance; and
- mutually spaced islands of a carbon-rich material on silicon (Si) on the electrically insulating substance such that the mutually spaced islands of carbon-rich material are mutually electrically isolated;

- wherein the silicon of the carbon-rich material on silicon islands is or includes an electrically conductive layer of silicon in contact with the carbon-rich material, such that, if the electrically conductive layer of silicon extended between the mutually spaced islands to interconnect the mutually spaced islands, the mutually spaced islands would not be mutually electrically isolated.

In accordance with some embodiments of the present invention, there is provided an electrical isolation structure, including:

- a substrate composed of an electrically isolating substance; and
- mutually spaced islands of carbon-rich material on silicon on the electrically isolating substance;

- wherein at least a portion of the silicon has been removed from regions between the mutually spaced islands of carbon-rich material so as to provide electrical isolation therebetween.

In some embodiments, the electrically insulating material is silicon.

In some embodiments, the carbon-rich material on silicon islands extend to a thickness of at least 1 micron above the electrically insulating silicon located between the mutually spaced islands of carbon-rich material on silicon.

- 5 -

In some embodiments, the carbon-rich material on silicon islands extend to a distance above the electrically insulating silicon located between the mutually spaced islands of carbon-rich material on silicon, wherein the distance is greater than or equal to a diffusion length of interstitial carbon in silicon during growth of the carbon-rich material on the Si.

In some embodiments, the electrically insulating material is sapphire or a silicon oxide material.

In some embodiments, the carbon-rich material is diamond or diamond-like carbon.

In some embodiments, the carbon-rich material is silicon carbide.

In some embodiments, the carbon-rich material is 3C-SiC, and the SiC on Si islands extend to a thickness of at least about 20 microns above the electrically insulating silicon located between the mutually spaced islands of silicon carbide on silicon.

Also described herein is a SiC isolation process, including:

- receiving a substrate including a layer of silicon carbide on silicon; and
- selectively removing regions of the substrate to form mutually spaced islands of the silicon carbide on the silicon;

- wherein the step of selectively removing regions of the substrate includes removing the silicon carbide and at least a portion of the silicon from those regions to provide electrical isolation between the islands of silicon carbide on silicon.

Also described herein is a SiC isolation process, including:

- receiving a substrate including a layer of silicon carbide on silicon; and
- selectively removing regions of the substrate to form mutually spaced islands of the silicon carbide on the silicon;

- wherein the received substrate includes a defective layer on an electrically insulating material, the defective layer causing substantial electrical leakage to the silicon carbide, and the step of selectively removing regions of the substrate includes removing the silicon carbide and the defective layer from those regions to provide electrical isolation between the islands of silicon carbide on silicon.

- 6 -

Also described herein is a SiC isolation structure, including:

a substrate composed of an electrically isolating substance; and
mutually spaced islands of silicon carbide (SiC) on silicon (Si) on the electrically isolating substance such that the mutually spaced islands of silicon carbide are mutually electrically isolated;

wherein the silicon of the silicon carbide on silicon islands includes (or is in the form of) a defective silicon layer of relatively low electrical resistivity in contact with the silicon carbide, such that, if the defective silicon layer extended between the mutually spaced islands to interconnect the mutually spaced islands, the mutually spaced islands would not be mutually electrically isolated.

Also described herein is a SiC isolation structure, including:

a substrate composed of an electrically isolating substance; and
mutually spaced islands of silicon carbide on silicon on the electrically isolating substance;

wherein at least a portion of the silicon has been removed from regions between the mutually spaced islands of silicon carbide so as to provide electrical isolation therebetween.

Also described herein is a SiC isolation structure, including:

a substrate composed of an electrically isolating substance; and
mutually spaced islands of silicon carbide on silicon on the electrically isolating substance;

wherein the mutually spaced islands include a defective layer under the silicon carbide, the defective layer being electrically conducting and in electrical contact with the silicon carbide, the defective layer being absent between the mutually spaced islands of silicon carbide so as to provide electrical isolation therebetween.

The thickness of the removed silicon may be in the range of about 1 to 20 microns, or at least about 1 micron, or about 2 microns, or about 5 microns, or about 10 microns, or about 15 microns, or about 20 microns.

BRIEF DESCRIPTION OF THE DRAWINGS

Some embodiments of the present invention are hereinafter described, by way of example only, with reference to the accompanying drawings, wherein:

Figure 1 is a flow diagram of a silicon carbide isolation process in accordance with an embodiment of the present invention;

Figure 2 is a schematic side view of a silicon carbide layer on a conductive (doped) silicon substrate with electrical contacts formed thereon;

Figure 3 is a schematic side view of an intrinsic (undoped) silicon substrate with electrical contacts formed thereon;

Figure 4 is a schematic side view illustrating the electrical leakage flow through a conductive silicon substrate and between electrical contacts on a silicon carbide layer formed on the conductive silicon substrate;

Figure 5 is a schematic illustration of TLM structures formed on the SiC/intrinsic-Si substrate for leakage resistance measurements;

Figure 6 is a schematic side view showing the electrical leakage flow through a defective intermixed layer between electrical contacts on a silicon carbide layer formed on an intrinsic silicon substrate;

Figure 7 is a schematic side view illustrating the electrical path through the intrinsic silicon substrate and between electrical contacts on the silicon carbide layer of Figure 6 after removing a thickness of 20 μm (including the silicon carbide layer and the defective intermixed layer) from the region between the electrical contacts;

Figure 8 is a schematic side view showing the electrical measurement structures used to measure electrical leakage between silicon carbide islands where only the silicon carbide layer has been removed between the islands;

Figure 9 is a schematic side view showing the electrical measurement structures used to measure electrical leakage between silicon carbide islands where both the silicon carbide layer and about 20 μm of the underlying silicon have been removed between the islands;

- 8 -

Figure 10 is a schematic illustration of TLM structures formed on the SiC/intrinsic-Si substrate for leakage resistance measurements after removal of about 20 μm of the silicon in the region between the silicon carbide islands;

Figure 11 is a graph of the measured electrical resistance between contacts of the TLM structures shown in Figure 5 is a function of their spatial separation;

Figure 12 is a schematic side view illustrating the conduction path in a deep etched silicon carbide on a conductive substrate;

Figure 13 is a schematic side view of a silicon carbide isolation structure formed from a silicon on insulator substrate having a buried oxide layer; and

Figure 14 is a schematic side view of a silicon carbide isolation structure formed from a silicon on sapphire substrate.

DETAILED DESCRIPTION

As described above, silicon carbide (SiC) on silicon (Si) suffers from severe electrical leakage or even complete electrical shorting of the SiC to the Si, and it is currently believed by the SiC community that this is due to the presence of stacking faults in the SiC. Surprisingly, the inventors have determined: (i) that this severe electrical leakage also exists between spaced regions or 'islands' of SiC grown on an electrically insulating (*e.g.*, high resistivity) Si layer or substrate, and (ii) that this electrical leakage can be at least reduced and even completely removed in substance by removing at least a surface layer of the silicon between the regions of SiC. Without wanting to be bound by theory, the inventors believe that, contrary to the teachings of the prior art, the leakage is almost entirely due to the presence of electrically active point defects, predominantly interstitial carbon, in the top portion of the silicon substrate layer.

In view of the above, the inventors have developed an electrical isolation structure and process that solve this fundamental problem for the first time, clearing the way for the development of relatively low cost devices formed from silicon carbide on silicon. Moreover, although some embodiments of the present invention are described below in the context of silicon carbide thin films, more generally the process and structure are equally applicable to other carbon-rich materials on silicon, in particular diamond and diamond-like carbon (DLC).

- 9 -

As shown in Figure 1, an electrical isolation process begins at step 102 with an initial substrate, which in the described embodiment is an electrically insulating (*e.g.*, undoped or not intentionally doped) single-crystal silicon substrate or wafer, but in other embodiments may be a silicon-on-insulator (SOI) substrate. Typically, a silicon-on-insulator substrate consists of a relatively thin layer of single-crystal silicon on a layer or slab of an electrically insulating material, typically (but not necessarily) a silicon oxide compound (*i.e.*, SiO_2 or more generally SiO_x) or sapphire (in which case the substrate is also referred to in the art as a silicon-on-sapphire or 'SOS' substrate). In the case of the insulator being a silicon oxide compound, the silicon oxide may also be in the form of an oxide layer on a much thicker substrate (which may be conductive silicon, for example).

Regardless of the specific form of SOI substrate used, a surface layer of silicon carbide is then epitaxially grown on the exposed single-crystal silicon layer using a standard epitaxial growth process known to those skilled in the art.

For example, in one embodiment, epitaxial cubic silicon carbide of 550nm thickness was grown on 235 μ m intrinsic silicon substrates at 1350°C, as described in M. Portail, M. Zielinski, T. Chassagne, S. Roy, and M. Nemoz, *J. Appl. Phys.* 105(8), 083505 (2009).

As an alternative to the above steps, the process may involve simply receiving a commercially available or otherwise existing hetero-epitaxial silicon-carbide-on-silicon substrate or wafer.

As already described above, the hetero-epitaxial silicon carbide on silicon system suffers from the absence of electrical isolation between the silicon carbide layer and the underlying silicon. To demonstrate this problem, both the locally made epitaxial cubic silicon carbide on intrinsic silicon wafers and commercially available silicon carbide on conductive silicon wafers were diced into 1.1 x 1.1 cm² samples, and electrical contacts were formed on the four corners of these samples by sputtering nickel to a thickness of 150 nm. The commercial wafers were obtained from the French company NOVASiC SA, and consisted of an unintentionally doped (thus n-type)

- 10 -

500nm thick 3C-SiC(100) layer or film epitaxially grown at 1350°C on 527 μ lowly doped electrically conductive p-type Si(100).

The electrical properties of these samples, including carrier concentration, carrier mobility, and sheet resistance were estimated at room temperature by performing Hall measurements in a Van der Pauw configuration on the SiC(100) films, as shown in the schematic side-view of Figure 2, and the same measurements were also performed on the lowly doped conductive substrates. The measurements were performed by directly connecting electrical probes to the metal contacts and sweeping the DC input current using an Ecopia HMS 5300 Hall Effect Measurement System. For comparison, Hall measurements were also carried out on unintentionally doped very thick (5 μ m) 3C-SiC(100) samples epitaxially grown at 1350°C-1380°C on *p*-Si as described in Bosi, M., Attolini, G., Negri, M., Frigeri, C., Buffagni, E., Ferrari, C., Rimoldi, T., Cristofolini, L., Aversa, L., Tatti, R., Verucchi, R. (2013), Journal of Crystal Growth, 383, 84-94.

Complementary Hall measurements were also carried out at room temperature on 1.1 x 1.1 cm² fragments of the SiC/intrinsic silicon, as well as on the intrinsic substrates 302 (the latter shown in the schematic side-view of Figure 3).

Table 1 below shows results of the Hall measurements in a Van der Pauw configuration over 1x1 cm² areas of the lowly doped *p*-Si(100) substrate and the 3C-SiC/*p*-Si at room temperature, demonstrating severe shorting of the silicon carbide film to the silicon substrate.

	<i>p</i> -Si	3C-SiC/ <i>p</i> -Si
Carrier type	Holes	Holes
Sheet carrier concentration (cm ⁻²)	1(±0.2)x10 ¹⁴	1(±0.2)x10 ¹⁴
Mobility (cm ² /Vs)	341(±10)	357(±10)
Sheet resistance (Ω/\square)	173±10	166±10

The inventors have found that the electrical characteristics of the SiC film on a conductive p-type silicon substrate (either upon growth or during subsequent

annealing) are surprisingly dominated by charge carriers in the thick silicon substrate, with relatively high mobility, as shown in Figure 4.

As described above, the electrical activity of extended defects such as stacking faults in the epitaxially grown SiC is described in the literature to explain the leakage in 3C-SiC devices. However, the inventors believe that stacking faults are not the primary cause of the leakage, at least because the effect is still apparent for silicon carbide films up to 5 μ m thick (where the density of stacking faults decreases by orders of magnitude), as shown in Table 2 below. Rather, the inventors primarily attribute the shorting phenomenon to the presence of interstitial carbon in a layer of the silicon at the SiC/Si interface. Interstitial carbon is a hole trap in silicon, and can also act as an n-type dopant (with respective band gap levels at $E_v+0.35$ eV and $E_c-0.25$ eV).

The presence of a relatively high content of interstitial C in the top portion of the silicon substrate is also consistent with the observation that the silicon substrate adopts a more convex curvature after SiC growth or SiC anneal, as described in A.Pradeepkumar *et. al.*, *Applied Physics Letters* 109, 196102 (2016), indicating the presence of a high compressive stress in the surface layers of the substrate.

A secondary cause of the electrical leakage may be a band gap change/reduction caused by intrinsic strain in the SiC film grown on silicon.

	<i>p</i> -Si	3C-SiC (500nm)	5 μ 3C-SiC (5 μ)
Carrier type	Holes	Holes	Holes
Sheet carrier concentration (cm⁻²)	6(\pm 0.2) \times 10 ¹⁷	8(\pm 0.2) \times 10 ¹⁷	5(\pm 0.2) \times 10 ¹⁷
Mobility (cm²/Vs)	70(\pm 10)	50(\pm 10)	65(\pm 10)
Sheet resistance (Ω/\square)	0.17(\pm 0.02)	0.17(\pm 0.02)	0.17(\pm 0.02)

Table 1. Electrical characteristics measured at room temperature with Van der Pauw configuration for a p-Si substrate (before SiC film growth), 500nm thin 3C-SiC/Si, and 5 μ thick 3C-SiC/Si demonstrating current leakage and shorting even for thick SiC films.

Turning now to the silicon carbide grown on intrinsic silicon, leakage resistance measurements across the SiC/intrinsic-Si were obtained using current-voltage measurements on TLM structures with 150 nm aluminium contacts, as shown in Figure 5, and the results are summarised in Table 2 below. The current-voltage measurements were performed at room temperature to measure the SiC and silicon resistances (leakage) using a HP4145B semiconductor parameter analyser.

Contact Spacing (μm)	Leakage Resistance ($\text{k}\Omega$)
40	75
60	80
80	85
100	87
160	90
200	95
250	100
300	105

TABLE 2. Silicon resistances (leakage) measured at room temperature for SiC/intrinsic Si TLM structures. Results are the averaged values from four measurements.

The measured resistances between the contacts are small compared to the expected values (in the $\text{M}\Omega$ range), which suggests that there is still conduction in 3C-SiC/intrinsic-Si in or around the SiC/Si interface region.

Cross-section transmission electron microscopy shows that the interface region between the silicon carbide and the intrinsic silicon wafer is highly non-planar, non-uniform, defective and intermixed (Si and C are easily miscible) on a nanometre scale. As the sheet resistance of the intrinsic silicon substrate is very high ($\sim 500\text{k}\Omega/\square$) and the numbers of sheet charge carriers are minimal (10^{10} cm^{-2}), the inventors conclude that the conductive region of SiC/intrinsic Si is confined to an interfacial layer created as a consequence of the SiC growth.

In the case of intrinsic silicon, there is no electrical *pn* junction because the silicon is highly resistive with a slight predominance of n-type carriers,. Accordingly, when a

- 13 -

conductive p- or n-Si substrate is used, the electrical conduction happens through the entire silicon substrate, as shown schematically in Figure 4, while in the intrinsic substrate 302, the leakage is limited to an interfacial region 602 of high electrical conductivity, as shown schematically in Figure 6.

As described above, the inventors believe that the high electrical conductivity of the interfacial or surface (*i.e.*, if the grown SiC has been removed) silicon layer is primarily due to the presence of electrically active interstitial carbon in the surface or interfacial silicon layer. During growth of the SiC layer (and any subsequent thermal processing), interstitial carbon can diffuse into the silicon substrate from the Si-SiC interface. The depth profile of interstitial carbon (and hence electrically active defect distribution) can be modelled as a function of thermal history (*i.e.*, temperature as a function of time). For example, most simply, the SiC can be assumed to be a source of interstitial carbon, and the concentration of interstitial carbon as a function of depth into the silicon substrate can be approximated using its equilibrium diffusivity D given by (see A K Tipping and R C Newman, *Semiconductor Science & Technology* **2**, 315 (1987)):

$$D = 0.44 \exp(-0.87/kT) \text{cm}^2 \text{s}^{-1}$$

This hypothesis is also supported by Technology Computer-Aided Design (TCAD) simulations, as described in the inventors' publication A.Pradeepkumar *et. al.*, *J. Appl. Phys.* **123**, 215103 (2018), the entirety of which is hereby expressly incorporated by reference.

To demonstrate that the surface layer of the silicon is responsible for the electrical leakage, SiC/intrinsic-Si van der Pauw structures were then subjected to subsequent etching of silicon in between the SiC islands via ICP, using Ni as a hard mask. Van der Pauw measurements were repeated on the resulting structures. Additionally, the SiC/intrinsic-Si TLM structures were similarly etched by ICP. Current-voltage measurements were then repeated at room temperature.

For the commercial NOVASiC samples that were grown at a temperature of 1350°C on a p-type silicon substrate, even after etching away completely the SiC (3C-SiC(100)/Si(100)) between the contacts, the contacts are still electrically shorted. This is expected behaviour, because the electrical conduction occurs through the entire conductive silicon substrate, as shown in Figure 12.

As shown in Table 3 below, in the case of the samples of silicon carbide grown on an intrinsic silicon substrate, measurements on samples taken from the original intrinsic silicon substrate have a high sheet resistance of about 500k Ω /square, whereas the sheet resistance after growth of the 3C-SiC is only about 12k Ω /square. Where the etching removed only the silicon carbide layer (leaving the conductive surface layer containing interstitial carbon), as shown in Figure 8, the sheet resistance was unaffected, remaining at the same value of 12k Ω /square, confirming that the silicon carbide layer is not responsible for the high conductivity. However, with continued etching to completely remove the conductive interfacial layer to a total removed thickness of about 20 μ m, as shown in Figure 9, the sheet resistance returns to the value of the original intrinsic silicon substrate, 492 k Ω /square, confirming that it is only the interface layer of silicon that is responsible for the high electrical conductivity.

In other words, in the case of 3C-SiC on intrinsic Si formed as described above, the in-plane electrical leakage can be completely removed by removing the conductive surface region of the silicon, in this example to a depth of at least \sim 20 microns, as shown in Figure 7.

	Intrinsic-Si	3C-SiC/intrinsic-Si	3C-SiC/intrinsic-Si (after removal of SiC)	3C-SiC/intrinsic-Si (after 20μ deep etching)
Carrier type	-	Electrons	Electrons	-
Sheet carrier concentration (cm ⁻²)	1(\pm 0.2) \times 10 ¹⁰	3(\pm 0.2) \times 10 ¹¹	4(\pm 0.2) \times 10 ¹¹	5 \times 10 ¹¹
Mobility (cm ² /Vs)	1220(\pm 10)	1677(\pm 10)	1650(\pm 10)	34
Sheet resistance (Ω / \square)	500k \pm 3k	12k \pm 3k	12k \pm 3k	492k

TABLE 3: Room temperature Van der Pauw and Hall measurements on samples with an intrinsic silicon (i-Si) substrate: comparison of i-Si substrate only (as shown in Figure 3), after growth of 3C-SiC on silicon (Figure 2), after removal of SiC (Figure 8), and after removal of the SiC and 20 μ m of the underlying silicon (Figure 9). Similar

- 15 -

sheet resistance is only found after deep etching in the i-Si, indicating the formation of a conductive interfacial layer after SiC growth.

Similarly, the leakage resistance measurements described above were repeated on the SiC/intrinsic-Si TLM structures after $\sim 20 \mu\text{m}$ silicon deep etching, as shown in Figure 10, and the results are summarised in Table 4 below and plotted as a function of contact separation in Figure 11.

Contact Spacing (μm)	Leakage Resistance ($-\Omega$)
40	8.5×10^6
60	8.5×10^6
80	9.5×10^6
4100	10×10^6
160	-
200	10×10^6
250	-
300	-

TABLE 4. Silicon resistances (leakage) measured at room temperature for after $20 \mu\text{m}$ deep etching between the contacts.

After etching away $\sim 20 \mu\text{m}$ of the silicon regions between the contacts, the leakage resistance increases to $\sim 10^6 \Omega$, which confirms that the contacts are electrically isolated, with no leakage current.

The sheet resistance of silicon before etching deep in the silicon substrate can be calculated from the graph of Figure 11. Given the contact width of $Z = 500 \mu\text{m} = 0.05 \text{ cm}$, and the measured slope of the graph = $10^6 \Omega/\text{cm}$, the sheet resistance for Si, $R_{sh} = \text{slope} * \text{width} = 10^6 * 0.05 = 50 \text{ k} \Omega/\text{square}$, which is close to the SiC/Si sheet resistance of $12 \text{ k} \Omega$ in Table 3 observed after deposition of the SiC film, and still observed after the complete removal of the film, which is lower than expected for intrinsic silicon. This again confirms that a conductive/leaky interfacial layer is formed

- 16 -

upon growth of the SiC, and that this conductive/leaky layer can be removed by deep etching the silicon.

In view of the role of interstitial carbon as described above, the inventors have identified that electrical leakage will also occur when other carbon-rich materials are grown or deposited on silicon at high temperatures. For example, when a layer of diamond or diamond-like carbon (DLC) is grown on silicon, interstitial carbon will diffuse into the underlying silicon to form an electrically conductive layer as has been demonstrated for SiC. Consequently, the subtractive process described above is equally applicable to remove the unwanted conductive layer of silicon to achieve electrical isolation between mutually spaced islands of diamond or DLC on silicon.

Returning to the flow diagram of the SiC isolation process, at step 102 a substrate including a layer of carbon-rich material (which may be, for example, silicon carbide, diamond, or diamond-like carbon) on silicon is received or formed. As described above, this substrate includes an electrically conducting silicon interface layer on an electrically insulating material, and the electrically conducting silicon interface layer causes substantial electrical leakage to the carbon-rich material. Accordingly, at step 104 regions of the substrate are selectively removed to form mutually spaced islands of the carbon-rich material on the silicon, wherein the step of selectively removing regions of the substrate includes removing the carbon-rich material and at least a portion of the silicon (and thus at least a portion of the conductive layer containing interstitial carbon) from those regions to provide electrical isolation between the islands of carbon-rich material on silicon.

In the embodiments described above, the electrically insulating material is intrinsic silicon, a thin layer of which becomes electrically conductive during growth of the SiC and along the interface with the SiC. However, as noted above, in alternative embodiments the silicon carbide is grown on a silicon-on-insulator (SOI) substrate. In these embodiments, electrical isolation can be achieved by removing not only the silicon carbide layer, but also the entirety of the underlying silicon layer. If the silicon layer is undoped and thicker than the conductive portion of the layer, then it is only necessary to remove the conductive portion of the silicon layer, and a residual portion of the original silicon layer can optionally remain. Similarly, it may be acceptable to remove only a portion of the conductive portion of the silicon layer (*i.e.*, leaving a

- 17 -

residual portion of the conductive silicon layer that is thinner than the original conductive silicon layer) in applications where the requirements for electrical isolation are less stringent. However, it is most straightforward to remove the entirety of the silicon layer in the regions between the silicon carbide islands, leaving only the insulator therebetween, as shown in Figure 13 for a buried oxide SOI substrate, and in Figure 14 for a silicon-on-sapphire or 'SOS' substrate.

As described above, for some applications it may not necessary to remove the entire thickness of the conductive portion of the silicon layer, depending on the isolation requirements, for example. Additionally, although in the embodiment above where the SiC was grown at an extremely high temperature ($\approx 1350^{\circ}\text{C}$) the thickness of the conductive silicon layer is about ≈ 20 microns, this thickness depends upon the conditions under which the SiC layer is formed, and different conditions will produce conductive surface layers with other thicknesses. Consequently, the actual thickness that is removed in any given case depends upon a combination of the growth conditions of the SiC (and therefore the properties of the conductive or defective layer) and the degree of electrical isolation required. The 20 micron thickness value is a relatively extreme example where the conductive layer is relatively thick (believed due to the relatively large diffusion length of interstitial carbon at the high growth temperature over the duration of the growth step), and maximum electrical isolation is provided. In general, it is expected that in other embodiments the thickness removed will be at least about 1 micron, and in the range of about 1–20 microns. For example, in one embodiment, the thickness removed may be about 1 micron; in another embodiment about 2 microns, in another embodiment about 5 microns, in another embodiment about 10 microns, and in another embodiment about 15 microns. In any given case, the thickness can be determined or at least estimated as described above by calculating the expected diffusion length or depth profile of interstitial carbon during thermal processing, based on at least the diffusivity of interstitial carbon in silicon, according to :

$$D = 0.44 \exp(-0.87/kT) \text{cm}^2 \text{s}^{-1}$$

and/or (and more accurately) by making electrical measurements as a function of etch depth for different growth/processing conditions.

Many modifications will be apparent to those skilled in the art without departing from the scope of the present invention.

CLAIMS:

1. An electrical isolation process, including:
 - receiving a substrate including a layer of carbon-rich material on silicon;
 - and
 - selectively removing regions of the substrate to form mutually spaced islands of the carbon-rich material on the silicon;
 - wherein the layer of carbon-rich material on silicon includes the layer of carbon-rich material on an electrically conductive layer of silicon on an electrically insulating material, and the step of selectively removing regions of the substrate includes removing the carbon-rich material and at least a portion of the electrically conductive layer of silicon from those regions to provide electrical isolation between the islands of carbon-rich material on silicon.
2. The electrical isolation process of claim 1, wherein the electrically insulating material is silicon.
3. The electrical isolation process of claim 1 or 2, including forming the substrate by growing the carbon-rich material on an electrically insulating silicon substrate, wherein the step of growing includes forming the electrically conductive layer of silicon between the layer of carbon-rich material and a remaining portion of the electrically insulating silicon substrate.
4. The electrical isolation process of claim 3, wherein the step of removing the carbon-rich material and at least a portion of the silicon includes removing only a portion of the electrically conductive layer of silicon.
5. The electrical isolation process of claim 3, wherein the step of removing the carbon-rich material and at least a portion of the silicon includes removing the electrically conductive layer of silicon.
6. The electrical isolation process of any one of claims 1 to 5, wherein the carbon-rich material is 3C-SiC epitaxial with the silicon substrate, and the step of selectively removing regions of the substrate includes removing at least about 20 microns of the silicon substrate.

- 19 -

7. The electrical isolation process of claim 1, wherein the substrate includes the layer of carbon-rich material on a silicon-on-insulator (SOI) substrate.
8. The electrical isolation process of claim 7, wherein the electrically insulating material is sapphire or a layer of electrically insulating silicon on sapphire.
9. The electrical isolation process of claim 7, wherein the electrically insulating material is a silicon oxide material or a layer of electrically insulating silicon on a silicon oxide material.
10. The electrical isolation process of any one of claims 7 to 9, including forming the substrate by growing the carbon-rich material on the silicon-on-insulator (SOI) substrate.
11. The electrical isolation process of claim 10, wherein the step of selectively removing regions of the substrate includes removing all of a silicon layer of the SOI substrate from those regions.
12. The electrical isolation process of any one of claims 1 to 11, including estimating a thickness of the removed silicon based on a corresponding diffusion length of interstitial carbon in silicon.
13. The electrical isolation process of any one of claims 1 to 11, including estimating a thickness of the removed silicon based on electrical measurements of corresponding substrates etched to different depths.
14. The electrical isolation process of any one of claims 1 to 13, wherein the carbon-rich material is diamond or diamond-like carbon.
15. The electrical isolation process of any one of claims 1 to 13, wherein the carbon-rich material is silicon carbide.
16. An electrical isolation structure formed by the process of any one of claims 1 to 15.

- 20 -

17. An electrical isolation structure, including:
- a substrate composed of an electrically insulating substance; and
 - mutually spaced islands of a carbon-rich material on silicon (Si) on the electrically insulating substance such that the mutually spaced islands of carbon-rich material are mutually electrically isolated;
 - wherein the silicon of the carbon-rich material on silicon islands is or includes an electrically conductive layer of silicon in contact with the carbon-rich material, such that, if the electrically conductive layer of silicon extended between the mutually spaced islands to interconnect the mutually spaced islands, the mutually spaced islands would not be mutually electrically isolated.
18. An electrical isolation structure, including:
- a substrate composed of an electrically isolating substance; and
 - mutually spaced islands of carbon-rich material on silicon on the electrically isolating substance;
 - wherein at least a portion of the silicon has been removed from regions between the mutually spaced islands of carbon-rich material so as to provide electrical isolation therebetween.
19. The electrical isolation structure of claim 17 or 18, wherein the electrically insulating material is silicon.
20. The electrical isolation structure of claim 19, wherein the carbon-rich material on silicon islands extend to a thickness of at least 1 micron above the electrically insulating silicon located between the mutually spaced islands of carbon-rich material on silicon.
21. The electrical isolation structure of claim 19, wherein the carbon-rich material on silicon islands extend to a distance above the electrically insulating silicon located between the mutually spaced islands of carbon-rich material on silicon, wherein the distance is greater than or equal to a diffusion length of interstitial carbon in silicon during growth of the carbon-rich material on the Si.
22. The electrical isolation structure of claim 17 or 18, wherein the electrically insulating material is sapphire or a silicon oxide material.

- 21 -

23. The electrical isolation structure of any one of claims 16 to 22, wherein the carbon-rich material is diamond or diamond-like carbon.
24. The electrical isolation structure of any one of claims 16 to 22, wherein the carbon-rich material is silicon carbide.
25. The electrical isolation structure of claim 24, wherein the carbon-rich material is 3C-SiC, and the SiC on Si islands extend to a thickness of at least about 20 microns above the electrically insulating silicon located between the mutually spaced islands of silicon carbide on silicon.




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14

INTERNATIONAL SEARCH REPORT

International application No.
PCT/AU2018/050999

A. CLASSIFICATION OF SUBJECT MATTER

H01L 21/02 (2006.01) H01L 21/20 (2006.01) H01L 31/0312 (2006.01)

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

Databases: PATENW in Logical databases (WPIAP, EPODOC, Full text), IPC/CPC marks: H01L and keywords: Si, silicon, SOI, silicon on sapphire, wafer, substrate, silicon-carbide, SiC, diamond, carbon, graphite, graphene, TaC, DLC, island, rod, tube, bar, post, column, array, pattern, electrical isolation, separation, disconnect, remove, etch, ablation, epitaxial growth, and similar keywords. Applicant(s)/Inventor(s) name searched in internal databases provided by IP Australia., Applicant(s)/Inventor(s) name search in Espacenet, AusPat and Google Patents/Google scholar/Google: Applicant name: University of Technology Sydney; Inventors name: Iacopi, Francesca; Pradeepkumar, Aiswarya; and keywords: SiC, graphene, diamond, array, electrical insulation, isolation, SOI, Si substrate and similar terms.

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
	Documents are listed in the continuation of Box C	

 Further documents are listed in the continuation of Box C See patent family annex

* Special categories of cited documents:		
"A" document defining the general state of the art which is not considered to be of particular relevance	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier application or patent but published on or after the international filing date	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means	"&"	document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search
5 November 2018Date of mailing of the international search report
05 November 2018

Name and mailing address of the ISA/AU

AUSTRALIAN PATENT OFFICE
PO BOX 200, WODEN ACT 2606, AUSTRALIA
Email address: pct@ipaustralia.gov.au

Authorised officer

Jayati Ray
AUSTRALIAN PATENT OFFICE
(ISO 9001 Quality Certified Service)
Telephone No. +61262223654

INTERNATIONAL SEARCH REPORT

International application No.

C (Continuation).

DOCUMENTS CONSIDERED TO BE RELEVANT

PCT/AU2018/050999

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5326991 A (Takasu) 05 July 1994 Figs. 2a-3C, column 3, line 43-column 4, line 65,	1-25
X	JP H0769793 A (CANON INC) 14 March 1995 Figs. 1, 2, paragraphs 0010-0011	1-25
A	JP H06208949 A (ROHM CO LTD; ROOMU KK) 26 July 1994	1-25

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/AU2018/050999

This Annex lists known patent family members relating to the patent documents cited in the above-mentioned international search report. The Australian Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent Document/s Cited in Search Report		Patent Family Member/s	
Publication Number	Publication Date	Publication Number	Publication Date
US 5326991 A	05 July 1994	US 5326991 A	05 Jul 1994
		JP H0582439 A	02 Apr 1993
		JP 3058954 B2	04 Jul 2000
		US 5518953 A	21 May 1996
JP H0769793 A	14 March 1995	JP H0769793 A	14 Mar 1995
JP H06208949 A	26 July 1994	JP H06208949 A	26 Jul 1994
		JP 2793460 B2	03 Sep 1998

End of Annex