

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(10) International Publication Number
WO 2013/079111 A1

(43) International Publication Date
6 June 2013 (06.06.2013)

W I P O | P C T

(51) International Patent Classification:

H02M 3/37 (2006.01) **H02M 1/36** (2007.01)

(21) International Application Number:

PCT/EP20 11/071488

(22) International Filing Date:

1 December 2011 (01.12.2011)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant (for all designated States except US): **TELEFONAKTIEBOLAGET L M ERICSSON (PUBL)** [SE/SE]; S-164 83 Stockholm (SE).

(72) Inventors; and

(75) Inventors/ Applicants (for US only): **KARLSSON, Magnus** [SE/SE]; Sodravagen 46-B, Igh 1105, S-5725 1 Oskarshamn (SE). **KULLMAN, Anders** [SE/SE]; Djurangsvagen 66-A, S-39354 Kalmar (SE). **MALMBERG, Jonas** [SE/SE]; Savgatan 2, S-38633 Farjestaden (SE). **WAHLEDOW, Fredrik** [SE/SE]; Morkullegatan 12, S-38630 Farjestaden (SE).

(74) Agents: **DRAGOSAVAC, Marko** et al; Hoffmann Eitle, Arabellastrasse 4, 81925 Munich (DE).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Declarations under Rule 4.17 :

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(H))

Published:

— with international search report (Art. 21(3))

(54) Title: START-UP PROCEDURE FOR AN ISOLATED SWITCHED MODE POWER SUPPLY



(57) **Abstract:** An isolated switched mode power supply, SMPS, comprising: a switching controller (230) operable to generate start-up switching control signals during start-up of the isolated SMPS (200), and operational switching control signals of period T during subsequent operation of the isolated SMPS (200); a transformer (110) having a primary winding (111); and a full-bridge drive circuit arranged to drive the primary winding (111) of the transformer in response to the switching control signals. The full-bridge drive circuit has: a first switching element (Q2); a boot-strap driving circuit (120) arranged to switch the first switching element (Q2) in response to the switching control signals, the boot-strap driving circuit having a boot-strap capacitor; and a second switching element (Q4) connected to the first switching element (Q2) and to the boot-strap driving circuit (120), and arranged to conduct a current to charge the boot-strap capacitor when switched ON in response to the switching control signals. The switching controller (230) is operable to start up the isolated SMPS by: determining a duty cycle D for the operational switching control signals based on a voltage (V_{on}) at an output of the isolated SMPS; and generating the start-up switching control signals comprising a first voltage pulse of duration P1 to temporarily switch ON the second switching element (Q4), and a subsequent second voltage pulse of duration P2 to temporarily switch ON the first switching element (Q2), wherein $P1 < P2$ and $P2 < DT$, where T is a switching period of the isolated SMPS, thereby allowing the boot-strap capacitor to be charged before the first switching element (Q2) is turned ON by the second voltage pulse.

WO 2013/079111 A1

**Start-up Procedure for
an Isolated Switched Mode Power Supply**

5 [Technical Field]

The present invention generally relates to the field of isolated switched mode power supplies (sometimes referred to as isolated switch mode power supplies, isolated switching mode power supplies 10 or isolated switching converters) and more specifically to the start-up of an isolated switched mode power supply having a full-bridge primary side topology.

[Background]

15

The switched mode power supply (SMPS) is a well-known type of power converter having a diverse range of applications by virtue of its small size and weight and high efficiency, for example in personal computers and portable electronic devices such as cell phones. An SMPS achieves these advantages by switching one or more switching elements such as power MOSFETs at a high frequency (usually tens to hundreds of kHz), with the frequency or duty cycle of the switching being adjusted using a feedback signal to convert an input voltage to a desired output voltage. An SMPS may 20 take the form of a rectifier (AC-to-DC converter), a DC-to-DC converter, a frequency changer (AC-to-AC) or an inverter (DC-to-AC). Commonly, to minimise power loss in a power distribution system, the power is distributed at high voltage levels and then 25 transformed to the required level near the load using a rectifier or DC-to-DC converter.

30 Figure 1 shows a background example of a hard-switched, isolated SMPS, i.e. an SMPS which converts an input voltage V_{in} to an output voltage V_{out} whilst isolating the input from the output through an isolation transformer. The SMPS 100 is provided in the 35 form of a full-bridge (DC-to-DC) converter which has on its

primary side a primary side drive circuit having transistors Q1, Q2, Q3 and Q4 (which may, for example, be field-effect transistors such as MOSFETs or IGBTs) which are connected between the power supply's inputs and to the primary winding 111 of the isolation 5 transformer 110 in a full-bridge arrangement, as shown. The transistors Q1 to Q4 are thus configured to drive the primary winding 111 in response to switching control signals applied thereto. In high-power applications, higher converter efficiency can often be achieved with the full-bridge primary side topology 10 than with other topologies, such as half-bridge or push-pull.

The switching of the transistors is controlled by a switching control circuit comprising a switch driving circuit 120, a switching controller 130 in the form of a pulse width modulation 15 (PWM) controller, and a feedback signal generator 140. The driving circuit 120 comprises a pulse width modulator which generates respective drive pulses to be applied to the gates of transistors Q1 to Q4 in order to turn the transistors ON or OFF, the drive pulses being generated in accordance with switching control 20 signals provided to the drive circuit 120 by the switching controller 130. In turn, the switching controller 130 is arranged to receive a feedback signal generated by the feedback signal generator 140, which in this example is provided in the form of an error amplifier. The feedback signal generated by the feedback 25 signal generator 140 provides a measure of the difference between the output of the SMPS 100 {here, the output voltage V_{out}) and a reference for the output, which is a reference voltage V_{ref} in the present example. In the present example, the feedback signal from the feedback signal generator 140 passes through an electrical 30 isolation barrier 150 (e.g. one or more opto-electric converters) provided between the primary and secondary side circuits of the SMPS 100.

Figure 1 also shows a standard topology on the secondary side of 35 the isolated SMPS 100, which includes a rectifying circuit and an LC filter connected to a load R. The inductor L of the LC filter

is connected to the secondary winding 112 of the transformer 110. A centre-tap (or "mid-tap") 113 is provided between a first portion of the secondary winding 112 having n_2 turns and a second portion of the winding 112 also having n_2 turns. In the present 5 example, the rectifying network in the secondary side circuit employs two transistors, Q5 and Q6, to yield full-wave rectification of the voltage induced in the secondary winding 112. Each of the switching devices Q5 and Q6 can take any suitable or desirable form, and are preferably field-effect transistors in the 10 form of a MOSFET or an IGBT, for example. In the example of Fig. 1, the switch devices Q5 and Q6 have an internal body drain diode, which is not shown in the switch device symbol in Fig. 1. The switching of these transistors is controlled by the same controller circuit that controls the switching of transistors Q1 to Q4, namely that comprising the drive circuit 120, the switching 15 controller 130 and the feedback signal generator 140. As shown in Fig. 1, the switching control signals for transistors Q5 and Q6 generated by the switching controller 130 also pass through the electrical isolation barrier 150.

20

The control circuit drives transistors Q1 to Q6 such that the switching of the primary side transistors Q1 to Q4 is synchronized with that of the secondary side transistors Q5 and Q6, as will be explained in the following. It is noted that the switching 25 controller 130 may alternatively be located on the secondary side of the SMPS circuit shown in Fig. 1. In other words, the switching controller 130 and the isolation barrier 150 in Fig. 1 may be interchanged. In that case, the driving circuit may also be located on the secondary side, with the switching control signals 30 for transistors Q1 to Q4 passing through the isolation barrier 150.

The principles of operation of the SMPS shown in Fig. 1 will be familiar to those skilled in the art, such that a detailed 35 explanation thereof is unnecessary here. Nevertheless, some of the

features necessary to assist understanding of the present invention will now be discussed.

Figure 2 shows the switching cycle diagram in accordance with which the gate electrodes of switches Q1 to Q6 in Fig. 1 are driven by the SMPS control circuit so that the primary side circuit generates a series of voltage pulses to be applied to the primary winding 111 of the transformer 110. In Fig. 2, "D" represents the duty cycle of the primary side switching and "T" the switching period. The operation of the circuit during the four time periods 0 to DT, DT to T/2, T/2 to (T/2+DT) and (T/2+DT) to T is as follows.

Time period 1 ($0 < t < DT$) : Switching devices Q1 and Q4 are switched ON while Q2 and Q3 are OFF, allowing the input source V_{in} to drive a current through the primary winding 111 of the transformer 110. During this period, switching device Q5 is switched ON while device Q6 is switched OFF, allowing the source to transfer energy to the load R via the secondary winding 112 of the transformer 110. The output voltage $V_{out} = n_2 / n_1 \cdot V_{in} \cdot D$, where n_1 is the number of turns in the primary winding.

The operation of the half-bridge isolated buck converter of Fig. 1 is to be contrasted with that of a flyback converter (or a combined forward/flyback converter), where energy is stored in an air gap provided in the transformer core during this period, to be subsequently released into the secondary side circuit when the primary winding of the transformer is not being driven. No such air gap is present in the core of transformer 110 shown in Fig. 1 or in any of the related circuits described in the embodiments.

Time period 2 ($DT < t < T/2$) : Switches Q5 and Q6 are both conducting and the current in the secondary side circuit therefore free-wheels through both portions of the secondary side winding in substantially equal measure, allowing the transformer flux to be

balanced. In other words, the free-wheeling current generates two magnetic fluxes within the secondary winding with opposite directions in the vicinity of the centre-tap 113, yielding a net magnetic flux equal to zero in an area between the first and 5 second portions of the secondary winding 112. Hence, the transformer core magnetization is balanced to zero, and the current in the primary winding during the free-wheeling period DT-T/2 is suppressed, thereby avoiding losses in the primary winding. Thus, the transformer volt-second balance is obtained over the 10 switching period T so that a transformer reset is unnecessary.

Time period 3 ($T/2 < t < T/2+DT$) : In this interval, switching devices Q1 and Q4 are OFF while devices Q2 and Q3 are switched ON, exciting the primary winding 111 with a voltage of opposite 15 polarity to that in the first time period described above. On the secondary side, switch Q6 remains ON while switch Q5 is turned OFF, allowing the EMF generated in the lower portion of the secondary winding to drive a current through the inductor L.

20 Time period 4 ($T/2+DT < t < T$) : The operation proceeds as in time period 2 described above.

Before the above-described operation is established, the SMPS 100 is required to start up from an inoperative state, and in some 25 cases against a bias voltage at its output that is provided by the load circuitry connected to the SMPS 100, i.e. to perform a so-called "pre-bias start". If this bias is not taken into account during start-up, the output will be pulled to a level dictated by the internal reference V_{ref} , which can damage the load circuitry. 30 This can be avoided by setting the reference to a value corresponding to the output voltage, or by delaying the start of the SMPS 100 until the reference V_{ref} has reached the correct value. Typical solutions to this problem involve gradual start-up 35 of the switching elements Q5 and Q6 by ramping up the gate voltage to achieve the desired performance. However, if the SMPS 100 performs a pre-bias start with the switching elements being driven

according to the timing sequence shown in Fig. 2 from the outset, the magnetisation in the transformer 110 acquires an initial offset, which is manifested in a transient in the output voltage V_{out} of the SMPS 100.

5

To address this problem, WO 2009/154545 A1 discloses a pre-bias start-up procedure in which the duration of an initial voltage pulse applied to the primary side circuit is reduced in relation to the pre-determined duration of subsequent pulses, which is set 10 by the switching controller 130 on the basis of a determined (e.g. measured) initial value of V_{out} . The duration of this initial pulse is preferably 50% of the pre-determined pulse width.

Figure 3 shows an example of the switch timing sequence of this 15 improved SMPS start-up procedure, which may be used in the SMPS 100 of Fig. 1. As shown in Fig. 3, an initial pulse of duration $DT/2$ is applied to each of transistors Q2 and Q3 prior to the start of conventional switching at time $t = 0$, which proceeds according to the timings illustrated in Fig. 2. The initial 20 shortened pulse has the effect of balancing the flux in the transformer 110, thereby reducing the initial offset in its magnetisation and the consequent transient in the power supply's output voltage. This initial reduced-length pulse is hereafter referred to as the "transformer flux balancing pulse". Start-up 25 of the SMPS using the transformer flux balancing pulse has the further advantage of allowing the SMPS 100 to start up quickly, without any gradual ramp-up of the transistor drive voltage. Furthermore, this solution (hereafter referred to as "reduced-pulse transformer balancing") can be implemented simply by 30 modifying the switching controller 130 and is therefore much simpler and cheaper to implement than known solutions devised in the analog domain, which typically require complex start-up nets to delay the turn-on of the transistors, rapidly charge the reference V_{ref} , or similar.

35

[Summary of the Invention]

Despite its advantages, the present inventors have found that the reduced-pulse transformer balancing procedure disclosed in WO 2009/154545 A1 may in some circumstances cause a dip in the converter's output voltage shortly after start-up, causing it to temporarily sink current from the load circuitry. This is a particular problem because, in some applications, the load circuitry may be sensitive to such low-level current sinking by the attached converter and sustain damage as a result.

The present inventors have realised that the reduced-pulse transformer balancing procedure can be made more versatile by modifying the converter's start-up switching sequence in a way which overcomes two problems that they found to occur in the full-bridge drive circuit during start-up.

The first of the problems found by the inventors lies in the initialisation of the high-side drivers that form part of the driving circuit 120 and drive the high-side transistors in the full-bridge drive circuit on the primary side (i.e. transistors Q1 and Q2 in the example of Fig. 1). More particularly, the present inventors have found that the switching sequence shown in Fig. 3 does not allow the high-side transistor to switch ON to the extent required to achieve transformer balancing. The cause of this problem has been identified by the inventors and will now be explained with reference to Fig. 4.

Figure 4 is a simplified illustration of a portion of the driving circuit 120 which is arranged to apply drive signals to the gates of the transistors in the full-bridge drive circuit. Although only the portion of the driving circuit which drives transistors Q1 and Q3 is illustrated in Fig. 4 for simplicity, it is to be understood that another portion of the driving circuit 120, which is the same as that illustrated in Fig. 4, is used to drive the remaining transistors of the full-bridge drive circuit, namely Q2 and Q4.

In Fig. 4, the high-side transistor Q1 is switched by a boot-strap driving circuit which comprises an amplifier 121 as well as a boot-strap diode D_B and a boot-strap capacitor C_B, which are connected to the amplifier's power supply terminals and to an amplifier supply voltage V_D, as shown. The amplifier 121 is configured to generate drive signals for Q1 in response to a switching control signal G1 from the switching controller 130. Since the switching control signal G1 is referenced to ground and the high-side driver is floating, a level shifter LS is used to appropriately condition the switching control signal G1.

In Fig. 4, the low-side transistor Q3 is switched by an amplifier 122, whose power supply terminals are connected to V_D and ground. The amplifier 122 is configured to generate drive signals for Q3 in response to a switching control signal G3 from the switching controller 130. As shown in Fig. 4, the low-side transistor Q3 is connected both to the high-side transistor Q1 and to the boot-strap driving circuit of Q1.

In typical telecommunications applications, the driving voltage V_D may be in the neighbourhood of 5-10V. This driving voltage is derived from the SMPS input voltage V_{in}, and hence V_D will increase after the input voltage V_{in}. During start-up, when the input voltage V_{in} is rising, the node Va shown in Fig. 4 is divided to a voltage around 12V by the parasitic capacitances C_p of the transistors Q1 and Q3. The driver voltage V_D, however, may only be 5-10V at this time. With the capacitance of the boot-strap capacitor C_B usually being 10 times larger than the parasitic capacitance C_p of each transistor, the boot-strap capacitor C_B will not be adequately charged when applying the input voltage V_{in} in this example. One way of charging the boot strap capacitor C_B is to switch ON the low-side switching element Q3. Before this is done, Q1 can not be switched ON. Thus, the inventors have

identified the need to adequately charge, before the reduced-pulse transformer balancing is performed, the boot-strap capacitor C_B of at least a switching element that will be switched ON by the transformer flux balancing pulse.

5

The second problem found by the inventors arises in the full-bridge drive circuit during start-up relates to the intrinsic capacitances of the switching elements, which are illustrated by equivalent capacitors C_p in Fig. 4. The inventors have found that 10 the reduced-pulse balancing is affected by the voltages that occur at start-up at nodes V_a and V_b , due to the capacitive voltage divider caused by the parasitic capacitances. Transistors $Q1$ to $Q4$ are usually identical devices having roughly the same amount of parasitic capacitance. This causes the voltage at V_a and V_b to be 15 nearly half the input voltage V_{in} when the input voltage is applied. The voltages at V_a and V_b affect the reduced-pulse transformer balancing since the flux introduced into the transformer does not correspond to half the peak-to-peak flux. The inventors have thus also identified the need to discharge the 20 parasitic capacitances of at least some of the switching elements $Q1$ to $Q4$ before performing the reduced-pulse transformer balancing.

Having identified these problems, the present inventors have 25 devised an SMPS start-up procedure employing a switching sequence that improves the effectiveness of the transformer flux balancing pulse (the first energy transferring pulse) by charging the boot-strap capacitor for the high-side switching element that will be switched by the transformer flux balancing pulse whilst at the 30 same time discharging the parasitic capacitance of at least one low-side switching device on the primary side. The improved SMPS start-up switching sequence devised by the inventors includes, in addition to the transformer flux balancing pulse, a short prior initialisation voltage pulse, which is shorter than the 35 transformer flux balancing pulse and is applied to temporarily

switch ON a low-side switching element in the full-bridge drive circuit before the transformer flux balancing pulse switches ON the corresponding high-side switching element. The inventors have found that such a relatively short initialisation pulse can be 5 surprisingly effective not only in discharging the parasitic capacitance of the low-side switching element but also in charging up the larger boot-strap capacitance in the boot-strap circuit that drives the high-side switching element to the extent required to achieve more complete transformer balancing during start-up, 10 thereby substantially reducing or preventing altogether the occurrence of the current sinking discussed above.

More specifically, according to a first aspect of the present invention, there is provided an isolated SMPS comprising: a 15 switching controller operable to generate start-up switching control signals during start-up of the isolated SMPS, and operational switching control signals of period T during subsequent operation of the isolated SMPS; a transformer having a primary winding; and a full-bridge drive circuit arranged to drive 20 the primary winding of the transformer in response to the switching control signals. The full-bridge drive circuit has: a first switching element; a boot-strap driving circuit arranged to switch the first switching element in response to the switching control signals, the boot-strap driving circuit having a boot-strap capacitor; and a second switching element connected to the 25 first switching element and to the boot-strap driving circuit, and arranged to conduct a current to charge the boot-strap capacitor when switched ON in response to the switching control signals. The switching controller is operable to start up the isolated SMPS by: 30 determining a duty cycle D for the operational switching control signals based on a voltage at an output of the isolated SMPS; and generating the start-up switching control signals comprising a first voltage pulse of duration $P1$ to temporarily switch ON the second switching element, and a subsequent second voltage pulse of 35 duration $P2$ to temporarily switch ON the first switching element, wherein $P1 < P2$ and $P2 < DT$, where T is a switching period of the

isolated SMPS, thereby allowing the boot-strap capacitor to be charged before the first switching element is turned ON by the second voltage pulse.

5 According to a second aspect of the present invention, there is provided a method of starting up an isolated SMPS which comprises: a switching controller operable to generate start-up switching control signals during start-up of the isolated SMPS, and operational switching control signals of period T during
10 subsequent operation of the isolated SMPS; a transformer having a primary winding; and a full-bridge drive circuit arranged to drive the primary winding of the transformer in response to the switching control signals. The full-bridge drive circuit has: a first switching element; a boot-strap driving circuit arranged to
15 switch the first switching element in response to the switching control signals, the boot-strap driving circuit having a boot-strap capacitor; and a second switching element connected to the first switching element and to the boot-strap driving circuit, and arranged to conduct a current to charge the boot-strap capacitor
20 when switched ON in response to the switching control signals. The method of starting up the isolated SMPS comprises determining a duty cycle D for the operational switching control signals based on a voltage at an output of the isolated SMPS, and generating the start-up switching control signals by: generating a first voltage
25 pulse of duration $P1$ to temporarily switch ON the second switching element; and generating a subsequent second voltage pulse of duration $P2$ to temporarily switch ON the first switching element, wherein $P1 < P2$ and $P2 < DT$, T being a switching period of the isolated SMPS. The boot-strap capacitor is thus allowed to charge
30 up before the first switching element is turned ON by the second voltage pulse.

[Brief Description of the Drawings]

35 Embodiments of the invention, which have different performances in terms of power efficiency and cost, will now be explained in

detail, by way of example only, with reference to the accompanying figures, in which:

Fig. 1 shows a background example isolated SMPS with a full-bridge primary side topology;

Fig. 2 is a conventional switch timing diagram according to which the isolated SMPS shown in Fig. 1 operates;

Fig. 3 shows a background example start-up switch timing diagram according to which the isolated SMPS shown in Fig. 1 starts up;

Fig. 4 illustrates a portion of the driving circuit of Fig. 1, which has a boot-strap driving circuit arranged to drive a high-side switching element of the full-bridge primary-side circuit;

Fig. 5 shows an isolated SMPS according to a first embodiment of the present invention;

Fig. 6 shows a start-up switch timing diagram according to which the isolated SMPS according to the first embodiment starts up;

Fig. 7 shows a start-up switch timing diagram according to which an isolated SMPS according to a second embodiment starts up;

25

Fig. 8 shows a start-up switch timing diagram according to which an isolated SMPS according to a third embodiment starts up;

Fig. 9 shows a start-up switch timing diagram according to which an isolated SMPS according to a fourth embodiment starts up;

Fig. 10 is a flow chart illustrating the operation of the SMPS according to an embodiment from start-up;

35 Fig. 11 shows measurements of the mid-tap voltage, gate signal on a low-side transistor, the output current and the output voltage

5 during and after start-up of a background example isolated SMPS, which starts up according to the timing diagram shown in Fig. 3 ; and

10 5 Fig. 12 shows measurements of the mid-tap voltage, gate signal on a low-side transistor, the output current and the output voltage during and after start-up of an isolated SMPS according to an embodiment of the present invention which starts up according to the timing diagram shown in Fig. 8 .

15

[Detailed Description of Embodiments]

20 Isolated switched mode power supplies according to embodiments of the present invention that will now be described in detail have 15 the same full-bridge topology SMPS circuits as the examples which have been described above in the Background and Summary sections with reference to Figs. 1 and 4 , with like reference signs in the figures labelling common components. A description of this hardware will therefore not be repeated here, for sake of brevity.

25

20 However, the isolated switching converters of the following embodiments differ from the aforementioned known isolated switching converters in that the switching controller of the 25 embodiments is configured differently so as to perform a different switching sequence to start up the SMPS so as to bring it from an inoperative state, in which no switching control signals are applied, to an operative state in which operational switching control signals are applied to enable the SMPS to convert an input voltage into a prescribed output voltage. These sequences are 30 described below with reference to the timing diagrams in Figs. 6 to 9 . As will be appreciated from the following description, the switching control signals applied to the switching elements of the SMPS from start-up can be divided into three phases, as follows:

35

1. Inoperative state:

No pulses applied.

5 2. Start-up, comprising:

Phase 1 pulse - Initialisation discharge of parasitic capacitances, and charging of the boot-strap capacitor; and

10

Phase 2 pulse - Reduced-pulse transformer balancing.

3. Working operation, comprising:

15 Phase 3 pulses - operational pulses for normal voltage regulation.

[First Embodiment]

20 An isolated SMPS 200 according to first embodiment of the present invention is illustrated in Fig. 1. The SMPS 200 differs from the background example of Fig. 1 by the configuration of the switching controller 230.

25 In particular, the switching controller 230 of the present embodiment is operable to start up the isolated SMPS 200 from an inoperative state by generating start-up switching control signals during start-up of the SMPS 200, and operational switching control signals of period T during subsequent operation of the isolated SMPS 200 in its normal operational mode. In other words, the switching controller 230 is operable to control the operation of the SMPS 200 with a set of start-up switching control signals whilst operating in a start-up mode, and with operational switching control signals of period T during subsequent operation of the switching controller 230 in the normal operation mode. In the normal operational mode, the switching controller 230 of the

present embodiment regulates the power supply's output voltage V_{out} by setting the switching duty cycle D for the primary side transistors on the basis of the feedback signal provided by the feedback signal generator 140.

5

In the present embodiment, at start-up, the switching controller 230 is preferably arranged to determine a voltage at an output of the SMPS 200, for example by measuring the output voltage V_{out} using the feedback signal generator 140 or otherwise, using 10 techniques familiar to those versed in the art. Instead of a single measured value, a value derived from more than one measured value, such as a mean or another average value, may be used. The output voltage value may alternatively be stored in a memory device (e.g. a Flash memory) within the switching controller 230 15 or an external memory device which is accessible to the switching controller 230; in this case, the switching controller may determine the output voltage by retrieving a value from memory that corresponds to a selection (e.g. of a kind of SMPS load) entered by a user of the SMPS 200 using a user interface (e.g. 20 keypad) which is operationally connected to the switching controller 230. The initial output voltage value may alternatively be entered directly by the user via the keypad, for example.

The switching controller 230 is preferably configured to compare 25 the determined output voltage value with a predetermined threshold and, if the output voltage is determined to exceed the predetermined threshold, perform the pre-bias start-up procedure described below. If, on the other hand, the output voltage is determined not to exceed the predetermined threshold, the 30 switching controller 230 may be configured to perform a different start-up procedure, for example to ramp up the output voltage (preferably from a low initial value or zero) to a pre-set value. Alternatively, if the output voltage is determined to exceed a 35 second threshold value greater than the first threshold value (e.g. the maximum output voltage of the SMPS 200) then the switching controller 230 may be configured not to issue any

switching control signals and instead provide an indication that the start-up procedure has been suspended (e.g. by generating a signal to light an LED or sound an alarm signal). In this way, the SMPS 200 would be able to start up safely under diverse load
5 conditions.

In the present embodiment, the switching controller 230 is operable to start up the SMPS 200 by determining the duty cycle D for the operational switching control signals based on the
10 determined value of the voltage V_{out} . Once this has been done, the switching controller 230 is operable to generate the start-up switching control signals during a single switching period T.

As shown in the timing diagram of Fig. 6, the start-up switching control signals comprise a first voltage pulse of duration P_1 , which is the first pulse to be applied during start-up of the SMPS 200 from an inoperative state, to temporarily switch ON the low-side transistor Q4, and a subsequent second voltage pulse of duration P_2 , which is the final pulse to be applied during start-
20 up of the SMPS 200, before the SMPS 200 starts operating in the normal operational mode. Thus, the start-up switching control signals of the present embodiment consist of only two pulses, namely the first and second pulses of duration P_1 and P_2 , respectively. The duration P_2 of the second voltage pulse is
25 preferably equal to $DT/2$ or substantially so (e.g. in the range 0.4T to 0.6T), to temporarily switch ON the corresponding high-side transistor Q2. As illustrated in Fig. 6, the first voltage pulse P_1 is shorter than the second pulse (i.e. the transformer flux balancing pulse) of duration P_2 . The application of the
30 first pulse P_1 allows the boot-strap capacitor C_B of the boot-strap circuit driving Q2 to be charged before Q2 is turned ON by the second voltage pulse, and also shorts the source and drain terminals of transistor Q4, thereby discharging its parasitic capacitance C_p .

As an alternative to the timing diagram of Fig. 6, the first pulse may instead be applied to low-side transistor Q3, with the subsequent second pulse being applied to each of Q1 and Q4.

5 In either case, the switching controller 230 is preferably arranged to start up the isolated SMPS 200 by temporarily switching ON the low-side transistor Q4 (or Q3, as the case may be) with a voltage pulse of duration τ_1 which is set such that an output voltage of the SMPS 200 remains at or above an initial
10 output voltage value during the first switching period of operation of the SMPS 200 under control of the operational switching control signals. In other words, the pulse duration τ_1 is set to a value that allows the boot-strap capacitor C_B to charge sufficiently and/or the parasitic capacitance C_p of the
15 low-side transistor (Q3 or Q4, as the case may be) to be discharged to the extent required to prevent the SMPS 200 from exhibiting a dip in its output voltage V_{out} and thus sinking current from the load during or shortly after the start-up phase of operation. A single value for the duration τ_1 of the first
20 pulse (which may be determined experimentally by trial and error, for example) may be stored in the aforementioned memory device. Alternatively, more than one such value may be stored in the memory in association with a respective sub-range of initial output voltage values, such that the switching controller 230 is
25 able to select a sub-range and thus a pulse duration value τ_1 which corresponds to the determined SMPS output voltage value.

[Second embodiment]

30 In the above-described first embodiment the start-up switching control signals shown in Fig. 6, and the above-mentioned variant of this timing diagram, both have the drawback that the parasitic capacitance of the transistor Q3 (or, as the case may be, Q4) that is not switched by the first pulse is discharged through

transformer 110, causing a small imbalance in the isolation transformer flux.

However, in the second embodiment of the present invention, the 5 charging of the boot-strap capacitors C_B in the boot-strap circuits of both high-side transistors Q1 and Q2 is performed by switching ON both Q3 and Q4 with the first voltage pulse applied to each of these transistors. At the same time, both of the parasitic capacitances of these low-side transistors Q3 and Q4 are 10 discharged, which improves the accuracy of the reduced-pulse transformer balancing. Then, within the same switching period T , transistors Q2 and Q3 are switched ON, each by the second voltage pulse which is generated by the switching controller 230. This results in a timing diagram shown in Fig. 7, where the switching 15 sequence after time $t = 0$ proceeds according to the conventional scheme shown in Fig. 2. The second embodiment is otherwise the same as the above-described first embodiment and the description of common features will therefore not be repeated.

20 [Third Embodiment]

In the third embodiment of the present invention, in order to minimize the number of PWM signals generated by the switching controller 230, transistors Q1 and Q4 are both controlled by a 25 first PWM signal, and transistors Q2 and Q3 are both controlled by a second PWM signal. In this case, the full start-up timing diagram takes the form shown in Fig. 8.

As shown in Fig. 8, the switching controller 230 starts up the 30 SMPS 200 by generating a first voltage pulse of duration $P1$ for each of transistors Q1 and Q4 to temporarily switch them ON, and a subsequent second voltage pulse of duration $P2$ (preferably equal to $DT/2$) for each of transistors Q2 and Q3 to temporarily switch these transistors ON, thereby allowing the boot-strap capacitor C_B 35 in the boot-strap driving circuit of transistor Q2 to be charged

before transistors Q2 and Q3 are turned ON by the second voltage pulses.

In the present embodiment, the charge in the parasitic capacitors 5 C_p associated with transistors Q2 and Q3 is discharged through the transformer 110, causing a small imbalance in the transformer. Since the boot-strap capacitor C_B in the boot-strap driving circuit of transistor Q1 is not charged, Q1 is not switched ON by the first pulse and therefore does not pass a current to the 10 transformer 110. Hence, the first (initialisation) pulse does not destroy the reduced-pulse transformer balancing, with exception of the imbalance caused by the discharge of the parasitic capacitances. The transformer flux balancing pulse applied to transistor Q3 allows the boot-strap capacitor associated with 15 transistor Q1 to charge up at that stage, thereby allowing Q1 to be switched on more effectively by the first full pulse ($0 < t < DT$) of normal operation.

The third embodiment is otherwise the same as the above-described 20 first embodiment and the description of common features will therefore not be repeated.

[Fourth Embodiment]

25 The fourth embodiment of the present invention is a variant of the above-described third embodiment, and differs in that the switching controller 230 is configured to apply initialisation pulses on both the first and second PWM signals for the initialisation, as shown in Fig. 9.

30 As shown in Fig. 9, the switching controller 230 starts up the SMPS 200 by generating a first voltage pulse of duration $P1$ for each of the transistors Q1 to Q4 on the primary side to temporarily switch them ON, and a subsequent second voltage pulse 35 of duration $P2$ (again preferably equal to $DT/2$) for each of transistors Q2 and Q3 to temporarily switch these transistors ON,

thereby allowing both the boot-strap capacitors in both of the boot-strap driving circuits on the primary side to be charged before transistors Q2 and Q3 are turned ON by the second voltage pulses .

5

This switching scheme reduces the imbalance in the transformer 110 since the parasitic charge is discharged through transistors Q2 and Q3 instead of through the transformer 110. Since the initialisation pulses charge both of the boot-strap capacitors C_B , 10 it is important to keep these first set of pulses very short since all of the transistors Q1 to Q4 are switched ON and there is therefore a risk that the full-bridge drive circuit may sustain damage through a short-circuit of the power supply's input rails (at ground and voltage V_{in} in the above embodiments) . This short 15 circuit current is limited by an input filter choke.

In many applications, it is preferable for the switching controller 230 to start generating the operational switching control signals in the switching period that immediately follows 20 the single switching period during which the start-up switching control signals are generated (as shown in Figs. 6 to 9), in order to keep the flux in the transformer balanced.

The key operations performed by the switching controller 230 to 25 start up the SMPS 200 in the above-described embodiments are shown in Fig. 10.

In step S10, the switching controller 230 determines a duty cycle D for the operational switching control signals based on a voltage 30 at an output of the isolated SMPS 200.

In steps S20 and S30, the switching controller 230 generates the start-up switching control signals during a single switching period T .

35

More specifically, in step S20, the switching controller 230 generates a first voltage pulse of duration $P1$ to temporarily switch ON a first (low-side) switching element in the full-bridge drive circuit on the primary side of the isolated SMPS.

5

Then, in step S3G, the switching controller generates a subsequent second voltage pulse of duration $P2$ to temporarily switch ON a second (high-side) switching element that is connected to the first switching element and to a boot-strap driving circuit of the 10 first switching element that has a boot-strap capacitor. The durations of the first and second pulses $P1$ and $P2$ are such that $P1 > P2$ and $P2 < DT$.

With the start-up switching control complete, converter operation 15 in the normal operational mode follows in step S40.

[Experimental Results]

A practical implementation of the SMPS according to the above-20 described third embodiment (which is operable to start up according to the timing diagram shown in Fig. 8) has been made by the inventors and its performance assessed and compared with that of a known SMPS which starts up according to the timing diagram shown in Fig. 3.

25

In these experiments, the pre-bias situation is obtained by a large charged capacitor connected at the output. The pre-bias voltage was 11.5V and the nominal output voltage V_{out} of the SMPS was 12V.

30

Figure 11 shows measurements of various parameters of the SMPS which starts up according to the timing sequence of Fig. 3. In particular, trace A in Fig. 10 shows the voltage on the mid-tap of the transformer 100, trace B shows the gate signal on a low-side 35 FET on the primary side, trace C shows the input current to the

pre-charged capacitor, and trace D shows converter's output voltage V_{out} .

5 Since the boot-strap capacitor is not charged properly during the transformer flux balancing pulse, energy is not transferred to the secondary side, and noise is observed at the switch node (see trace A). The result is that the transformer becomes unbalanced, causing the SMPS to sink current from the pre-bias capacitor, as shown in trace C. The output voltage V_{out} dips accordingly, as
10 shown in trace D.

Figure 12 shows measurements of various parameters of the SMPS which starts up according to the timing sequence of Fig. 8. Traces A-D in Fig. 12 show the variations with time of the same
15 parameters as the correspondingly labelled traces in Fig. 11.

In this set of measurements, the initialisation pulse is used, in accordance with the switch timing diagram of Fig. 8. The switch node disturbance (trace A in Fig. 12) during the initialisation
20 pulse is reduced compared with the former measurement. In the SMPS according to the embodiment of the present invention, energy is properly transferred to the secondary side in the following transformer flux balancing pulse. Hence, the transformer becomes balanced and, as shown in traces C and D in Fig. 12, the current
25 to the load capacitor is always positive, and the output voltage does not show a dip.

[Modifications and Variations]

30 Many modification and variations can be made to the embodiments described above.

For example, in the embodiments described above the switching controller 230 is implemented in the form of a programmable
35 processing apparatus having a dana processor (e.g. a micro-processor) which provides the functionality of the switching

controller 230 by executing software instructions stored in an instruction store forming part of the programmable processing apparatus. However, it will be appreciated that the switching controller 230 may alternatively be implemented in dedicated hardware, e.g. a field-programmable gate array (FPGA) .

Furthermore, although the switching controller 230 according to the above embodiments is configured to generate the first and second start-up voltage pulses within a single switching period T , the switching controller 230 may alternatively generate these pulses within a start-up time period different from the switching period T , which will depend on the characteristics of the SMPS circuit such as the size of the boot-strap capacitors C_B , and the leakage in the boot-strap capacitors and the high-side drivers. Furthermore, the interval between the initialisation pulse of duration $P1$ and the subsequent transiormer flux balancing pulse of duration $P2$ may vary between SMPS implementations embodying the present invention, and will depend at least partly on transformer properties (e.g. the stored magnetic energy will decay on a timescale which is dependent on the transformer core material) . In general, the pulse durations $P1$ and $P2$ and the time interval between the first and second pulses should be set such that the output voltage V_{out} of the SMPS remains at or above an initial output voltage value during the first switching period of operation of the SMPS in the operational mode, so that a dip in the output voltage and the consequent current sinking does not occur. Those skilled in the art will be readily able to set values of these parameters that are appropriate for the particular SMPS implementation at hand using familiar multi-parameter optimisation methods, trial and error etc.

Claims

5

1. An isolated switched mode power supply, SMPS, comprising:

10 a switching controller (230) operable to generate start-up switching control signals during start-up of the isolated SMPS (200), and operational switching control signals of period T during subsequent operation of the isolated SMPS (200);

15 a transformer (110) having a primary winding (111);

20 a full-bridge drive circuit arranged to drive the primary winding (111) of the transformer (110) in response to the switching control signals, the full-bridge drive circuit having:

25

a first switching element: (Q2);

30 a boot-strap driving circuit (120; 121, D_B , C_B) arranged to switch the first switching element (Q2) in response to the switching control signals, the boot-strap driving circuit having a boot-strap capacitor (C_B); and

35 a second switching element (Q4) connected to the first switching element (Q2) and to the boot-strap driving circuit (120; 121, D_B , C_B), and arranged to conduct a current to charge the boot-strap capacitor (C_B) when switched ON in response to the switching control signals;

40 wherein the switching controller (230) is operable to start up the isolated SMPS (200) by:

determining a duty cycle D for the operational switching control signals based on a voltage (V_{out}) at an output of the isolated SMPS (200); and

5 generating the start-up switching control signals, comprising a first voltage pulse of duration P1 to temporarily switch ON the second switching element (Q4), and a subsequent second voltage pulse of duration P2 to temporarily switch ON the first switching element (Q2), wherein $P1 < DT$ and $P2 < DT$, where 10 T is a switching period of the isolated SMPS, thereby allowing the boot-strap capacitor (C_B) to be charged before the first switching element (Q2) is turned ON by the second voltage pulse.

15 2. An isolated switched mode power supply according to claim 1, wherein the switching controller (230) is arranged to generate the second voltage pulse of duration P2 such that $P2 < DT/2$.

20 3. An isolated switched mode power supply according to claim 1 or claim 2, wherein the switching controller (230) is arranged to start up the isolated SMPS (200) by temporarily switching ON the second switching element (Q4) with a voltage pulse of duration P1 which is set such that an output voltage (V_{out}) of the isolated SMPS (200) remains at or above an initial output voltage value during the first switching period of operation of the isolated SMPS (200) under control 25 of the operational switching control signals.

30 4. An isolated switched mode power supply according to any preceding claim, wherein the full-bridge drive circuit further comprises:

a third switching element (Q1);

a second boot-strap driving circuit (120; 121, D_B , C_B) arranged to switch the third switching element (Q1) in response to the switching control signals, the second boot-strap driving circuit having a boot-strap capacitor (C_B); and

5 a fourth switching element (Q3) connected to the third switching element (Q1) and to the second boot-strap driving circuit (120; 121, D_B , C_B), and arranged to conduct a current to charge the boot-strap capacitor (C_B) of the second boot-strap driving circuit when switched ON in response to the switching control signals,

10 15 wherein the first and second switching elements (Q2, Q4) are connected to the third and fourth switching elements (Q1, Q3) in a full-bridge configuration to drive the primary winding (111) of the transformer (110) in response to the switching control signals, and

20 25 30 wherein the switching controller (230) is operable to start up the isolated SMPS (200) by generating a first voltage pulse of duration P_1 for each of the second and fourth switching elements (Q4, Q3) to temporarily switch ON the second and fourth switching elements (Q4, Q3), and a subsequent second voltage pulse of duration P_2 for each of the first and fourth switching elements (Q2, Q3) to temporarily switch ON the first and fourth (Q2, Q3) switching elements, thereby allowing both the boot-strap capacitor (C_B) and the second boot-strap capacitor to be charged before the first and fourth switching elements (Q2, Q3) are turned ON by the second voltage pulses.

5. An isolated switched mode power supply according to any of claims 1 to 3, wherein the full-bridge drive circuit further comprises :

5 a third switching element (Q1) ;

10 a second boot-strap driving circuit (120; 121, D_B, C_B) arranged to switch the third switching element (Q1) in response to the switching control signals, the second boot-strap driving circuit having a boot-strap capacitor (C_B) ; and

15 a fourth switching element (Q3) connected to the third switching element (Q1) and to the second boot-strap driving circuit, and arranged to conduct a current to charge the boot-strap capacitor (C_B) of the second boot-strap driving circuit when switched ON in response to the switching control signals,

20 wherein the first and second switching elements (Q2, Q4) are connected to the third and fourth switching elements (Q1, Q3) in a full-bridge configuration to drive the primary winding (111) of the transformer {110} in response to the switching control signals, and

25 wherein the switching controller (230) is arranged to start up the isolated SMPS (200) by generating a first voltage pulse of duration P1 for each of the second and third switching elements (Q4, Q1) to temporarily switch ON the second and third switching elements (Q4, Q1), and a subsequent second voltage pulse of duration P2 for each of the first and fourth switching elements (Q2, Q3) to temporarily switch ON the first and fourth switching elements (Q2, Q3), thereby allowing the boot-strap capacitor (C_B) in the first boot-strap driving circuit to be charged before the

first and fourth switching elements are turned ON by the second voltage pulses.

6. An isolated switched mode power supply according to any of
5 claims 1 to 3, wherein the full-bridge drive circuit further
comprises :

a third switching element (Q1) ;

10 a second boot-strap driving circuit (120; 121, D_B , C_B) arranged to switch the third switching element {Q1; in response to the switching control signals, the second boot-strap driving circuit having a boot-strap capacitor (C_B) ; and

15 a fourth switching element (Q3) connected to the third switching element (Q1) and to the second boot-strap driving circuit (120; 121, D_B , C_B), and arranged to conduct a current to charge the boot-strap capacitor (20 C_B) of the second boot-strap driving circuit when switched ON in response to the switching control signals ,

25 wherein the first and second switching elements (Q2, Q4) are connected to the third and fourth switching elements (Q1, Q3) in a full-bridge configuration to drive the primary winding (111) of the transformer (110) in response to the switching control signals, and

30 wherein the switching controller (230) is operable to start up the isolated SMPS (200) by generating a first voltage pulse of duration τ_1 for each of the first, second, third and fourth switching elements (Q2, Q4, Q1, Q3) to temporarily switch ON the first, second, third and fourth switching 35 elements, and a subsequent second voltage pulse of duration

P2 for each of the first and fourth switching elements (Q2, Q3) to temporarily switch ON the first and fourth switching elements, thereby allowing both the boot-strap capacitor (c_B) and the second boot-strap capacitor (c_B) to be charged before the first and fourth switching elements (Q2, Q3) are turned ON by the second voltage pulses.

5 7. An isolated switched mode power supply according to any preceding claim, wherein the switching controller (230) is
10 arranged to start generating the operational switching control signals in the switching period that immediately follows a switching period during which the start-up switching control signals are generated.

15 8. A method of starting up an isolated switched mode power supply, SMPS, the isolated SMPS (200) comprising:

a switching controller (230) operable to generate start-up switching control signals during start-up of the isolated SMPS (200), and operational switching control signals of period T during subsequent operation of the isolated SMPS;

a transformer (110) having a primary winding (111);

25 a full-bridge drive circuit arranged to drive the primary winding (111) of the transformer (110) in response to the switching control signals, the full-bridge drive circuit having :

30 a first switching element (Q2);

a boot-strap driving circuit (120; 121, D_B, C_B) arranged to switch the first switching element (Q2) in response to the switching control signals, the boot-strap driving circuit having a boot-strap capacitor (c_B); and

5 a second switching element (Q4) connected to the first switching element (Q2) and to the boot-strap driving circuit (120; 121, D_B, C₃), and arranged to conduct a current to charge the boot-strap capacitor (C_B) when switched ON in response to the switching control signals ,

10 the method comprising:

15 determining a duty cycle D for the operational switching control signals based on a voltage at an output of the isolated SMPS (200) ; and

20 generating the start-up switching control signals by:

25 generating a first voltage pulse of duration P1 to temporarily switch ON the second switching element (Q4) ; and

30 generating a subsequent second voltage pulse of duration P2 to temporarily switch ON the first switching element (Q2), wherein P1>P2 and P2<DT, T being a switching period of the isolated SMPS,

35 thereby allowing the boot-strap capacitor (C_B) to be charged before the first switching element (Q2) is turned ON by the second voltage pulse.

30 9. A method according to claim 8, wherein the switching controller (230) generates the second voltage pulse of duration P2 such that P2<DT/2.

35 10. A method according to claim 8 or claim 9, wherein the isolated SMPS (230) is started up by temporarily switching ON

the second switching element (Q4) with a voltage pulse of duration τ_1 which is set such that an output voltage (V_{out}) of the isolated SMPS (200) remains at or above an initial output voltage value during the first switching period of 5 operation of the isolated SMPS under control of the operational switching control signals.

11. A method according to any of claims 8 to 10, wherein the full-bridge drive circuit further comprises:

10

a third switching element (Q1);
a second boot-strap driving circuit (120; 121, D_B , C_B) arranged to switch the third switching element (Q1) in 15 response to the switching control signals, the second boot-strap driving circuit having a boot-strap capacitor (C_B); and

20

a fourth switching element (Q3) connected to the third switching element (Q1) and to the second boot-strap driving circuit (120; 121, D_B , C_B), and arranged to conduct a current to charge the boot-strap capacitor (C_B) of the second boot-strap driving circuit when switched ON in response to the switching control 25 signals,

25

wherein the first and second switching elements (Q2, Q4) are connected to the third and fourth switching elements (Q1, Q3) in a full-bridge configuration to drive the primary winding 30 (111) of the transformer (110) in response to the switching control signals, and

wherein the start-up switching control signals are generated during the single switching period T by:

35

generating a first voltage pulse of duration P_1 for each of the second and fourth switching elements (Q4, Q3) to temporarily switch ON the second and fourth switching elements (Q4, Q3); and

5

generating a subsequent second voltage pulse of duration P_2 for each of the first and fourth switching elements (Q2, Q3) to temporarily switch ON the first and fourth switching elements (Q2, Q3), thereby allowing both the boot-strap capacitor (C_B) and the second boot-strap capacitor (C_B) to be charged before the first and fourth switching elements (Q2, Q3) are turned ON by the second voltage pulses.

10 12. A method according to any of claims 8 to 10, wherein the full-bridge drive circuit further comprises:

15 a third switching element (Q1);

20 a second boot-strap driving circuit (120; 121, D_B , C_B) arranged to switch the third switching element (Q1) in response to the switching control signals, the second boot-strap driving circuit having a boot-strap capacitor (C_B); and

25 a fourth switching element (Q3) connected to the third switching element (Q1) and to the second boot-strap driving circuit, and arranged to conduct a current to charge the boot-strap capacitor (C_B) of the second boot-strap driving circuit when switched ON in response to 30 the switching control signals,

wherein the first and second switching elements (Q2, Q4) are connected to the third and fourth switching elements (Q1, Q3) in a full-bridge configuration to drive the primary winding

(111) of the transformer (110) in response to the switching control signals, and

wherein the start-up switching control signals are generated 5 during the single switching period T by:

generating a first voltage pulse of duration P1 for each of the second and third switching elements (Q4, Q1) to temporarily switch ON the second and third switching elements 10 (Q4, Q1); and

generating a subsequent second voltage pulse of duration P2 for each of the first and fourth switching elements (Q2, Q3) to temporarily switch ON the first and fourth switching elements (Q2, Q3), thereby allowing the boot-strap capacitor (C_B) in the first boot-strap driving circuit to be charged before the first and fourth switching elements (Q2, Q3) are turned ON by the second voltage pulses.

20 13. A method according to any of claims 8 to 10, wherein the full-bridge drive circuit further comprises:

a third switching element (Q1);

25 a second boot-strap driving circuit (120; 121, D_B, C_B) arranged to switch the third switching element (Q1) in response to the switching control signals, the second boot-strap driving circuit having a boot-strap capacitor (C_B); and

30 a fourth switching element (Q3) connected to the third switching element (Q1) and to the second boot-strap driving circuit (120; 121, D_B, C_B), and arranged to conduct a current to charge the boot-strap capacitor (C_B) of the second boot-strap driving circuit when 35

switched ON in response to the switching control signals ,

5 wherein the first and second switching elements (Q2, Q4) are connected to the third and fourth switching elements (Q1, Q3) in a full-bridge configuration to drive the primary winding (111) of the transformer (110) in response to the switching control signals, and

10 wherein the start-up switching control signals are generated during the single switching period T by:

15 generating a first voltage pulse of duration P1 for each of the first, second, third and fourth switching elements (Q2, Q4, Q1, Q3) to temporarily switch ON the first, second, third and fourth switching elements; and

20 generating a subsequent second voltage pulse of duration P2 for each of the first and fourth switching elements (Q2, Q3) to temporarily switch ON the first and fourth switching elements, thereby allowing both the boot-strap capacitor (c_B) and the second boor-strap capacitor (c_B) to be charged before the first and fourth switching elements {Q2, Q3} are turned ON by the second voltage pulses.

25

14. A method according to any of claims 8 to 13, wherein the switching controller (230) starts generating the operational switching control signals in the switching period that immediately follows a switching period during which the start-up switching control signals are generated.

30




Fig. 1




Fig. 2




Fig. 3





Fig. 4






Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2011/071488

A. CLASSIFICATION OF SUBJECT MATTER
INV. H02M3/337 H02M1/36
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H02M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, PAJ, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	WO 2009/154545 AI (ERICSSON TELEFON AB L M [SE] ; APPELBERG MI KAEI [SE]) 23 December 2009 (2009-12-23) cited in the application figure 1 page 2 page 3, last paragraph - page 6 ----- US 2005/225374 AI (RIBARICH THOMAS J [US] ET AL) 13 October 2005 (2005-10-13) abstract; figures 3,7 paragraphs [0003] , [0010] , [0024] - [0027] ----- US 2007/126497 AI (PALANIAPPAN SITHAMBARAM [MY] ET AL) 7 June 2007 (2007-06-07) paragraph [0024] ; figures 1,3 ----- -/-	1-14 1-14 1-14

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search 24 September 2012	Date of mailing of the international search report 04/10/2012
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016	Authorized officer Kai 1, Maximi 1i an

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2011/071488

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2010/052648 A1 (IWABUCHI AKIO [JP] ET AL) 4 March 2010 (2010-03-04) figures 1,2 paragraphs [0003] - [0013] -----	1-14

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No PCT/EP2011/071488

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
wo 2009154545	AI 23-12-2009	CN EP US Wo	102067423 2294680 2011164438 2009154545	A AI AI AI	18-05-2011 16-03-2011 07-07-2011 23-12-2009
us 2005225374	AI 13-10 -2005	DE JP JP US	102005015990 2005354666 2009033736 2005225374	AI A A AI	02-03-2006 22-12-2005 12-02-2009 13-10-2005
us 2007126497	AI 07-06 -2007	NONE			
us 2010052648	AI 04-03 -2010	JP JP KR US Wo	3912417 2007006207 20080021792 2010052648 2006137221	B2 A A AI AI	09-05-2007 11-01-2007 07-03-2008 04-03-2010 28-12-2006