US 20100265026A1

(19) **United States**

(12) **Patent Application Publication**

Soendker et al.

(10) **Pub. No.: US 2010/0265026 A1**

(43) **Pub. Date: Oct. 21, 2010**

(54) **PASSIVE ELECTRICAL COMPONENTS WITH INORGANIC DIELECTRIC COATING LAYER**

(76) Inventors: **Erich H. Soendker**, Granada Hills, CA (US); **Thomas A. Hertel**, Santa Clarita, CA (US); **Horacio Saldivar**, Canoga Park, CA (US)

Correspondence Address:
CARLSON, GASKEY & OLDS/PRATT & WHITNEY
400 WEST MAPLE ROAD, SUITE 350
BIRMINGHAM, MI 48009 (US)

(21) Appl. No.: **12/829,582**

(22) Filed: **Jul. 2, 2010**

Related U.S. Application Data

(63) Continuation of application No. 12/344,570, filed on Dec. 28, 2008, now Pat. No. 7,786,839.

Publication Classification

(51) **Int. Cl.**

H01F 5/00	(2006.01)
H01G 4/30	(2006.01)
H01C 1/012	(2006.01)

(52) **U.S. Cl.** **336/200**; 361/301.4; 338/309

(57) **ABSTRACT**

A passive electrical component includes an inorganic dielectric coating layer laser applied to a conductor layer.





FIG.1



FIG.5



FIG.6


C
DIELECTRIC LAYER
1 X 1 ALUMINUM
SUBSTRATE

FIG.2A


SMALL
0.0127 cm2
LARGE
0.309 cm2
LARGE
0.309 cm2
MEDIUM
0.0735 cm2
VERY SMALL
3.84E−3 cm2
MEDIUM
0.0735 cm2
SMALL
0.0127 cm2

FIG.2B

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART	OBSERVATIONS
$Al_2O_3$070808		0.7 micron	5kA	200°C	10in.	MEDIUM AREA: Al2O3 THEOR. CAPACITANCE (pF): 882 THEOR. BREAKDOWN (V): 770	SMOOTH AND UNIFORM

FIG.3A

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART	OBSERVATIONS
HfO_2 –070908		0.7 micron	5kA	200 °C	10in.		SMOOTH AND UNIFORM

FIG.3B

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART	OBSERVATIONS
$Al_{0.66}Hf_{0.33}O_3$ 071408		0.7 micron	5kA	200 °C	10in.	LARGE AREA / THEOR. CAPACITANCE (pF) / THEOR. BREAKDOWN (V): Al2O3: 882 / 770; HfO2: 9766 / 595	PEELING AROUND EDGES

FIG.3C

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART	OBSERVATIONS
Al_2O_3 080608-1		3.0 micron	5kA	200 °C	10in.	LARGE AREA: Al203 THEOR. CAPACITANCE (pF): 865 THEOR. BREAKDOWN (V): 3300	MINOR CRACKS IN OXIDE LAYER

FIG.3D

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART			OBSERVATIONS
$Al_{0.66}Hf_{0.33}O_3$ 080808–1		2.1 micron	5kA	200 °C	10in.	LARGE AREA	Al203	HfO2	SMOOTH AND UNIFORM OXIDE LAYER
						THEOR. CAPACITANCE (pF)	1202	3165	
						THEOR. BREAKDOWN (V)	2376	1836	

FIG.3E

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART			OBSERVATIONS
$Al_{0.66}Hf_{0.33}O_3$ 081908-1		1.8 micron	5kA	400 °C	10in.	LARGE AREA	Al2O3	HfO2	SMOOTH AND UNIFORM OXIDE LAYER
						THEOR. CAPACITANCE (pF)	1443	3798	
						THEOR. BREAKDOWN (V)	1980	1530	

FIG.3F

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART			OBSERVATIONS
$Al_{0.8}Hf_{0.2}O_3$ 082008-1		0.9 micron	5kA	400 °C	10in.	LARGE AREA	Al203	Hf02	SMOOTH AND UNIFORM OXIDE LAYER
						THEOR. CAPACITANCE (pF)	2886	7596	
						THEOR. BREAKDOWN (V)	990	760	

FIG.3G

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART			OBSERVATIONS
$Al_{0.8}Hf_{0.2}O_3$ 082008-2		0.9 micron	5kA	400°C	10in.	LARGE AREA	Al203	HfO2	SMOOTH AND UNIFORM OXIDE LAYER
						THEOR. CAPACITANCE (pF)	2886	7596	
						THEOR. BREAKDOWN (V)	990	765	

FIG.3H

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART			OBSERVATIONS
$Al_{0.66}Hf_{0.33}O_3$ 082208-1		6.0 micron	5kA	400 °C	5in.	LARGE AREA	Al203	Hf02	SMOOTH AND UNIFORM OXIDE LAYER
						THEOR. CAPACITANCE (pF)	432	1139	
						THEOR. BREAKDOWN (V)	660	5100	

FIG.3I

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART			OBSERVATIONS
$Al_{0.66}Hf_{0.33}O_3$ 082208-2		6.0 micron	5kA	400°C	5in.	LARGE AREA	Al203	HfO2	SMOOTH AND UNIFORM OXIDE LAYER
						THEOR. CAPACITANCE (pF)	432	1139	
						THEOR. BREAKDOWN (V)	660	5100	

FIG.3J

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART			OBSERVATIONS
$Al_{0.66}Hf_{0.33}O_3$ 082808		6.7 micron	>5kA	400 °C	5in.	LARGE AREA	Al203	HfO2	SMOOTH AND UNIFORM OXIDE LAYER
						THEOR. CAPACITANCE (pF)	387	1020	
						THEOR. BREAKDOWN (V)	7370	5695	

FIG.3K

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART			OBSERVATIONS
$Al_{0.66}Hf_{0.33}O_3$ 091908		~60kA	>5kA	550 °C	5in.	LARGE AREA	Al203	HfO2	DARK DEPOSITION, SMOOTH BUT WITH BIG LONG CRACKS
						THEOR. CAPACITANCE (pF)	433	1139	
						THEOR. BREAKDOWN (V)	6000	5100	

FIG.3L

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART	OBSERVATIONS
$Al_{0.5}Y_{0.5}O_3/Al_2O_3$ 092408		Al.5Y.503~40kA Al203~41kA TOTAL: 81kA	>5kA	550 °C	5in.	LARGE AREA / Al203 / Y203 THEOR. CAPACITANCE (pF) 320 607 THEOR. BREAKDOWN (V) 8100 6075	CLEAR DEPOSITION, SMOOTH AND UNIFORM NO CRACKS

FIG.3M

CAPACITOR NAME	AVG. CAPACITANCE/ BREAKDOWN VOLTAGE	OXIDE LAYER THICKNESS	ALUMINUM CONTACT Thk	TEMP.	SOURCE TO SUBSTRATE DIST.	CHART	OBSERVATIONS
$Al_{0.5}Y_{0.5}O_3$ /Al203 092408		Al.5Y.503~40kA Al203~40kA TOTAL: ~80kA	>5kA	550 °C	5in.	LARGE AREA / THEOR. CAPACITANCE (pF) / THEOR. BREAKDOWN (V): Al203 4000 8000; Y203 7965 6000	CLEAR DEPOSITION, SMOOTH AND UNIFORM NO CRACKS

FIG.3N


CAPACITANCE PER AREA
Al203 080608-1
Al203 080608-2
Al.66Hf.3303 080808-1
Al.66Hf.3303 080808-2
Al.66Hf.3303 081908-1
Al.66Hf.3303 081908-2
Al.66Hf.3303 082008-1
Al.66Hf.3303 082008-2
Al.66Hf.3303 082208-1
Al.66Hf.3303 082208-2
Al.66Hf.3303 082608
Al.66Hf.3303 082808
Al.5Y.503 091608
Al.66Hf.3303 091908
Al203/Al.5Y.503 092408
CAP PER AREA (F/cm^2)
1.80E-08
1.60E-08
1.40E-08
1.20E-08
1.00E-08
8.00E-09
6.00E-09
4.00E-09
2.00E-09
0.00E+00
0
0.05
0.1
0.15
0.2
0.25
0.3
AREA (cm^2)

FIG.4


30
10C
32
34
18

FIG.7


SYSTEM
SYSTEM
SYSTEM
10B
10C
10A
18
40
ELECTRICAL COMPONENTS

FIG.8

PASSIVE ELECTRICAL COMPONENTS WITH INORGANIC DIELECTRIC COATING LAYER

REFERENCE TO RELATED APPLICATIONS

[0001] The present disclosure is a continuation application of U.S. patent application Ser. No. 12/344570, filed Dec. 28, 2008.

BACKGROUND

[0002] The present disclosure relates to passive electrical components.

[0003] The advent of relatively high temperature semiconductor devices, such as silicon-on-sapphire (SOS) and wide-band gap (WBG) semiconductors, has produced devices which can operate at high temperatures from 200° C. to 300° C. base plate temperatures. In comparison, silicon based devices have maximum base plate temperatures of 85° C. to 125° C.

[0004] However, not all passive electrical components used with the high temperature semiconductor devices have been optimized for such high temperatures. Current passive electrical components provide significantly reduced efficiency in a 300° C. environment.

BRIEF DESCRIPTION OF THE DRAWINGS

[0005] Various features will become apparent to those skilled in the art from the following detailed description of the disclosed non-limiting embodiment. The drawings that accompany the detailed description can be briefly described as follows:

[0006] FIG. **1** is a sectional view through a passive electrical component;

[0007] FIG. **2**A schematically illustrates a coupon testing proof of concept having a multiple of capacitor areas;

[0008] FIG. **2**B illustrates the scale of the capacitor area;

[0009] FIGS. **3**A-**3**N illustrate particular coupons with an Average Capacitance/Breakdown Voltage for each capacitor area C on the coupon.

[0010] FIG. **4** is a graph which defines a capacitance per area based in part on the material combination of a inorganic dielectric coating layer;

[0011] FIG. **5** is a sectional view through another passive electrical component;

[0012] FIG. **6** is a sectional view through another passive electrical component;

[0013] FIG. **7** is a sectional view through another passive electrical component; and

[0014] FIG. **8** is a schematic view of a passive electrical component mounted to a substrate which is a case for other electronic components.

DETAILED DESCRIPTION

[0015] FIG. **1** schematically illustrates a passive electrical component **10**A which in this disclosed non-limiting embodiment is illustrated as a capacitor **12**. The capacitor **12** includes a multiple of conductor layers **14** with an inorganic dielectric coating layer **16** therebetween. When a voltage potential difference occurs between the conductor layers **14**, an electric field occurs in the inorganic dielectric coating layer **16** as generally understood. The capacitor **12** may include a multiple of layers, here illustrated with three inorganic dielectric coating layers **16** and alternating connected conductor layers **14**.

[0016] The capacitor **12** may be formed on a substrate **18**. The substrate **18** may be a conductive substrate such as aluminum or a non-conductive substrate deposited with a conductive layer such as silicon carbide (SiC) layered with aluminum. In one non-limiting embodiment, the aluminum may be polished to provide a surface roughness of approximately 20 nm to 85 nm.

[0017] The conductor layers **14** may be formed of, for example, aluminum, nickel, copper, gold or other conductive inorganic material or combination of materials. Various aspects of the present disclosure are described with reference to a multiple of inorganic dielectric coating layers **16** and alternating connected conductor layers **14** formed adjacent or on the substrate or upon another layer. As will be appreciated by those of skill in the art, references to a layer formed on or adjacent another layer or substrate contemplates that additional other layers may intervene.

[0018] The inorganic dielectric coating layer **16** may be formed of, for example, halfnium oxide, silicone dioxide, silicon nitrides, fused aluminum oxide, $Al_{0.66}Hf_{0.33}O_3$, $Al_{0.8}Hf_{0.2}O_3$, $Al_{0.5}Y_{0.5}O_3$, or other inorganic materials or combination of inorganic materials. In one non-limiting embodiment, the inorganic dielectric coating layer **16** may be deposited to a thickness from approximately 0.6 microns to 10 microns.

[0019] The inorganic dielectric coating layer **16** may be applied through a pulsed laser deposition (PLD) process such as that provided by Blue Wave Semiconductors, Inc. of Columbia, Md. USA. The PLD process facilitates multiple combinations of metal-oxides and nitrides on SiC, Si, AN, Al, Cu, Ni or any other suitable flat surface. A multilayer construction of dielectric stacks, with atomic and coating interface arrangements of crystalline and amorphous films may additionally be provided. The inorganic dielectric coating layer **16** provides a relatively close coefficient of thermal expansion (CTE) match to an SiC substrate so as to resist the thermal cycling typical of high temperature operations. The PLD process facilitates a robust coating and the engineered material allows, in one non-limiting embodiment, 3 microns of the inorganic dielectric coating layer **16** to store approximately 1000V.

[0020] The PLD process facilitates deposition of the inorganic dielectric coating layer **16** that can provide a flat dielectric constant at approximately 300° C. and the ability to place the inorganic dielectric coating layer **16** in various spaces so as to minimize wasted space. It should be understood that the PLD process facilitates deposition of the inorganic dielectric coating layer **16** on various surfaces inclusive of flat and curves surfaces.

[0021] Some factors which may affect the quality of the capacitor include the substrate surface smoothness, the smoothness of the oxide layer, and the thickness and surface area of the inorganic dielectric coating layer **16**. A relatively thicker inorganic dielectric coating layer **16** provides a higher breakdown voltage but may facilitate cracks. A relatively larger electrode surface area tends to have more defects and therefore decrease breakdown voltage while a relatively smaller surface area tends to have a higher capacitor density and a higher breakdown voltage.

[0022] During development of the passive electrical component of the present disclosure, various material test cou-

pons were evaluated. The operational capabilities of the capacitor are further defined from the following examples.

[0023] Referring to FIG. **2**A, coupon testing proof of concept has show that the size of the capacitor **12** compared to current state-of-the art technology results in an approximately twenty times reduction in size and mass for the same voltage rating. Each coupon includes a multiple of capacitor areas C (FIG. **2**B) with top contacts manufactured of aluminum for evaluation. FIGS. **3**A-**3**N illustrates particular coupons with an average capacitance/breakdown voltage for each capacitor area C on the coupon. The test results provide a capacitance per area based in part on the material combination of the inorganic dielectric coating layer **16** (FIG. **4**).

[0024] Referring to FIG. **5**, another passive electrical component **10**B is illustrated as an inductor **20**. Capacitors are to electric fields what inductors are to magnetic fields. The inductor **20** includes a multiple of conductor layers **22**, a multiple of high permeability layers **24** and an inorganic dielectric coating layer **26** between each conductor layer **22** and high permeability layer **24**. The inductor **20** may include a multiple of layers, here illustrated with two conductor layers **22** and two high permeability layers **24**. The multiple of conductor layers **22** and high permeability layers **24** may be built up upon the substrate **18** as a series of layers. The inductor **20** may be rectilinear in cross-section or of other cross-sectional shapes such as round (FIG. **6**) which are built up about a wire or other solid.

[0025] The inductor **20** may be formed on a substrate **18**. The substrate **18** may be a conductive substrate such as aluminum or a non-conductive substrate deposited with a conductive layer such as silicon carbide (SiC) layered with aluminum or other material.

[0026] The conductor layers **22** may be formed of, for example, aluminum, nickel, copper, gold or other conductive inorganic material or combination of materials.

[0027] The high permeability layers **24** may be manufactured of a permalloy material which is typically a nickel iron magnetic alloy. The permalloy material, in one non-limiting embodiment, includes an alloy with about 20% iron and 80% nickel content. The high permeability layer **24** has a relatively high magnetic permeability, low coercivity, near zero magnetostriction, and significant anisotropic magnetoresistance.

[0028] The inorganic dielectric coating layer **26** may be formed by the PLD process as previously described to separate the current flow through each conductor layer **22** and each high permeability layers **24** which travel in opposite directions.

[0029] System benefits of the high temperature passive electrical components disclosed herein include reduced weight and robust designs. The combination of high temperature electronic devices with high temperature passive electrical components provide effective operations in temperatures of up to 300° C. with relatively smaller, lighter heat sinks and/or the elimination of active cooling systems.

[0030] Although an inductor and capacitor are disclosed as passive electrical components, it should be understood that other passive electrical components such as resistors, strain gauges and others may be manufactured as disclosed herein. The inductor and capacitor may be deposited on the same substrate in various combinations to form power dense filters for power applications and general extreme environment electronic systems.

[0031] Referring to FIG. **7**, another passive electrical component **10**C is illustrated as a resistor **30** formed on a substrate **18**. The substrate **18** may be manufactured of a non-conductive material such as Alumina or a conductive material with a non-conductive layer formed by the PLD process as previously described. Each conductive contact **32** and a resistive element **34** may also be formed by the PLD process. In one non-limiting embodiment, the resistor element **34** may include a mix of dielectric and conductive particles within an inorganic material of a resistive nature.

[0032] Referring to FIG. **8**, passive electrical components **10** may be deposited directly upon a substrate which defines a module **40** for other electrical components. The other electrical components may be mounted within the module **40** in electrical communication with the passive electrical components **10** so as to provide a compact system such as the aforementioned portable/emergency power generators and aerospace power units. It should be understood that the passive electrical components **10** may alternatively be deposited on other substrates which provide other mechanical or electrical functionality.

[0033] It should be understood that like reference numerals identify corresponding or similar elements throughout the several drawings. It should also be understood that although a particular component arrangement is disclosed in the illustrated embodiment, other arrangements will benefit herefrom.

[0034] The foregoing description is exemplary rather than defined by the limitations within. Various non-limiting embodiments are disclosed herein, however, one of ordinary skill in the art would recognize that various modifications and variations in light of the above teachings will fall within the scope of the appended claims.

What is claimed is:

1. A capacitor comprising:
a first conductor layer;
a dielectric layer laser applied to the first conductor layer; and
a second conductor layer laser applied to the dielectric layer.

2. A resistor comprising:
a dielectric layer;
a resistive layer laser applied to the dielectric layer; and
a first conductor and a second conductor contacting the resistive layer, wherein the first conductor is not directly connected to the second conductor.

3. An inductor comprising:
a dielectric layer;
a permeable layer laser applied to the dielectric layer; and
a first conductor and a second conductor contacting the permeable layer, wherein the first conductor is not directly connected to the second conductor.

* * * * *