



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁷ :

G06F 11/20

A1

(11) International Publication Number:

WO 00/26784

(43) International Publication Date:

11 May 2000 (11.05.00)

(21) International Application Number: PCT/CA99/01054

(22) International Filing Date: 29 October 1999 (29.10.99)

(30) Priority Data:

09/182,495 30 October 1998 (30.10.98) US

(71) Applicants (for all designated States except US): MOSAID TECHNOLOGIES INCORPORATED [CA/CA]; 11 Hines Road, Kanata, Ontario K2K 2X1 (CA). MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. [JP/JP]; 1006, Oaza Kadoma, Kadoma-shi, Osaka 571-8501 (JP).

(72) Inventors; and

(75) Inventors/Applicants (for US only): WEI, Fangxing [US/US]; 1451 Neshaminy Vly Drive, Bensalem, PA 19020 (US). KIKUKAWA, Hirohito [JP/JP]; 2-12-3-410, Taguchiyama Hirakata-shi, Osaka 573-001 (JP). MAR, Cynthia [CA/CA]; 34 Nanaimo Drive, Nepean, Ontario K2H 6Y3 (CA).

(74) Agents: PILLAY, Kevin et al.; Orange Chari Pillay, Toronto Dominion Bank Tower, Suite 3600, Toronto-Dominion Centre, P.O. Box 190, Toronto, Ontario M5K 1H6 (CA).


(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: COLUMN REDUNDANCY CIRCUIT WITH REDUCED SIGNAL PATH DELAY



(57) Abstract

The invention discloses a synchronous DRAM having memory elements arranged in rows and columns, the memory elements being accessible by decoding a memory address applied thereto, normal column drivers for activating appropriate memory elements in response to decoded column addresses signals; redundant column drivers distributed throughout memory banks and flexibly selectable to replace faulty columns within multiple blocks within a bank; and switch means for selectively activating the redundant column and preventing the activation of a defective normal column, whereby the column redundancy method and apparatus minimizes the timing difference between a normal and redundant column paths and which minimizes the number of fuses required to be blown in repairing faulty columns addresses.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

COLUMN REDUNDANCY CIRCUIT WITH REDUCED SIGNAL PATH DELAY

This invention relates to semiconductor memories and in particular to
5 semiconductor memories having a flexible and efficient circuit for substituting redundant
columns for defective columns.

BACKGROUND OF THE INVENTION

Semiconductor dynamic random access memories (DRAMs) are typically formed
10 of wordlines and columns crossing the wordlines. Capacitors adjacent each crossing of
the rowlines and columns store charge, designating the data to be stored. The capacitors
are coupled to the columns by an access transistor in order to receive or discharge charge
upon receipt of an appropriate voltage on the rowlines. The rowlines and columns are
selected so as to read and write to particular capacitors by means of row (or X) decoders
15 and column (or Y) decoders.

There are sometimes physical faults associated with the columns or associated
elements. For this reason, RAMs usually contain redundant (spare) columns which
involve the provision of extra memory elements and column circuitry. The extra memory
and required redundant decoders to access that memory in place of defective columns uses
20 valuable semiconductor chip area and decreases the area efficiency of the memory.

Various techniques have been implemented to provide column redundancy
schemes in synchronous dynamic random access memories (SDRAMs). Amongst these
are the address compare approach, the address detector approach, the shifter approach, and
the address or data steering approach as well as combinations thereof. For example, in a
25 first of these techniques utilizes an Y address comparator, wherein predecoded Y address
signals (PY1:N) pass through fuses to generate redundant column enable signals (RCE) as
illustrated in figure 1. The fuses associated with the redundancy comparator 2 having
inherent capacitance and resistance add an extra delay in the Y redundant path.

A second technique involves an Y address detector 4 wherein Y address signals
30 (AY(N-1:0)) control NMOS gates that connect to a pre-charged node through fuses and
each can generate redundant column enable signals as shown in figure 2. When a Y
address matches a fuse programming pattern, a column redundant enable signal
(COL_RED_EN) is maintained high in order to indicate that the column corresponding to

the current Y address will be replaced by a redundant one. Because of this redundancy detecting circuit, timing between the normal and the redundant column path is usually different. Additional logic circuits are required to adjust the timing difference, i.e. a time delay circuit must be employed in the normal address signal path in order to compensate for the slower redundant path.

A further technique known as a shift replacement Y decoder utilizes fuses in the Y decoders but not connected in the signal path. Generally, two Y select lines share one group of fuses. In order to replace a column, the column is disabled by blowing the fuse inside the Y decoder. Shifting the Y driver access for the defective block over to an adjacent driver completes replacement. An advantage of this system is that since fuses are not connected in the column address path, no difference in timing between the normal and redundant path exists. Furthermore, block replacement is possible (failed columns can be repaired in each block with different decoding of each block). A disadvantage of this system is that two adjacent Y select lines must be replaced at the same time making this technique less flexible than other techniques. Furthermore, one directional shifting is required of the columns.

In figure 3, a redundancy circuitry 10 is implemented which uses an address steering approach according to an embodiment of the invention disclosed in United States Patent Application no. 08/904,153 to Chen et al. assigned to MOSAID Technologies Inc.

In this approach, each Y decoder consists of an NMOS multiplexer 12 which steers the column select signal either down the normal or redundant paths according to the information programmed in the fuse circuit 14. NMOS transistors are used in conjunction with an on-chip boosted voltage supply VPP to select the appropriate path since the NMOS transistors in the multiplexer require a voltage larger than VDD to fully turn them on. The redundant select line RYSEL 16 is long and exhibits considerable RC delay. In this implementation two redundant column drivers are accessible by 64 normal columns, but the redundant drivers are dedicated to replacing faulty columns only in that block and can not be used to replace faulty columns in any other blocks within a quadrant. This lack of flexibility proves to be intolerable when moving from the 64M SDRAM density to the 256M SDRAM density. Furthermore, the length of the RYSEL line 16 makes such a design too slow for the 256M generation SDRAM.

Thus, it may be seen that there is a need for a redundancy scheme that reduces the timing difference between normal and redundant column paths and which reduces the number of fuses and provides greater flexibility in repairing faulty columns and is capable of accommodating the speed requirements of large memories.

5

SUMMARY OF THE INVENTION

This invention seeks to provide a column redundancy method and apparatus in a semiconductor memory that minimizes the timing difference between a normal address path and a redundant column address path and which minimizes the number of fuses required to be blown in repairing faulty columns.

10

In accordance with this invention, there is provided a semiconductor memory device comprising:

a) a plurality of normal memory columns selectively enabled by normal column decoders;

15

b) redundant memory columns selectively enabled by redundant column decoders, the normal and redundant decoders being responsive to a column clock signal; and

c) local signal distribution circuitry for switching the column clock signal to either a normal driver or to the corresponding redundancy driver in response to an output from the redundant column decoder.

20

BRIEF DESCRIPTION OF THE DRAWINGS

A better understanding of the invention will be obtained by reference to the detailed description below in conjunction with the following drawings in which;

25

Figure 1 illustrates a redundancy programming circuit according to the prior art;

Figure 2 indicates a further redundancy programming circuit according to the prior art;

Figure 3 is a schematic diagram of a redundancy address steering scheme according to the prior art;

30

Figure 4 is a plan view showing a layout for part of a semiconductor memory with a column redundancy scheme according to an embodiment of the present invention;

Figure 5(a) is a schematic diagram of a normal column decoder according to an embodiment of the present invention;

Figure 5(b) is a schematic diagram of a column driver according to an embodiment of the present invention;

5 Figure 6 is a schematic diagram of a redundant column decoder according to an embodiment of the present invention;

Figure 7 is a schematic diagram of an address compare circuit according to an embodiment of the present invention;

10 Figure 8 is a schematic diagram of a fuse evaluation circuit according to an embodiment of the present invention;

Figure 9 is a schematic diagram of a column clock distribution circuit according to an embodiment of the present invention; and

Figure 10 is a schematic diagram of a redundant decoder latch according to an embodiment of the present invention.

15

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

In the following description, like numerals refer to similar elements in the drawings. Referring to figure 4, the layout of a section of an SDRAM implementing a column redundancy scheme according to a general embodiment of the present invention, is shown by numeral 60. More specifically, the column redundancy scheme illustrated is that for a 256M (Mbit) SDRAM in which the memory chip is divided into four banks, with 16x32 blocks per bank, i.e. 16 blocks of rowlines and 32 blocks of columns. Each bank is physically separated into two half banks in the column direction by row decoders, with each half bank having sixteen (16) column blocks. Each block comprises sixty-four (64) normal columns 62 and one (1) redundant column. The section 60 shown has blocks numbered BLOCK1, BLOCK2, BLOCK3 and BLOCK4, and this layout is repeated four times for a half bank and eight times for an entire bank. The redundant column 64 associated with each block is shown at the right hand side thereof. Each block has a core Y decoder driver circuit YDEC 66 and (Note: core circuitry refers to circuitry that is physically and functionally associated with the memory array; the terms column and Y are used interchangeably) and a single core redundant decoder RY 68 and driver RYDEC 70. The core Y decoders 66 are the second stage of the overall Y decoding for the chip. The

core Y decoder 66 gets its input from Y predecoder (not shown) outputs PY and completes the column decoding. The first stage of column decoding is performed by the Y predecoders which, from global column address signals ACL[0:8] (not shown), generate the following predecoded Y addresses: PY0_1_2(7:0), PY3_4(3:0), PY5_6(3:0), PY7_8(3:0). All of these addresses are shown generally in Figure 4 as bus PY that carries the predecoded address signals to the core Y decoder 60 and core Y redundancy circuitry 70. Logic functions such as Y address latch, burst control, interleave control, sequential burst, interleave burst and Y address prefetch, all well-known in the SDRAM field, are all implemented in the Y predecoder circuit.

As described above, each block has one Y redundancy column 64 and decoder RY 68 located at the side of the block. The Y redundancy decoder and its corresponding BLOCK core Y decoder share the same block selection signal (BSEL). As a result, by changing the block selection signal BSEL, a redundant column in one block can be used to replace a faulty normal column in any adjacent four blocks within a bank, as will be described in further detail below. The core Y decoders 66 and the redundant column 64 are clocked by a common Y select clock signal YSG. The overall structure of the four related redundant Y decoders, their relations to the core Y decoders and core-I/Os are illustrated in Figure 4.

In this embodiment, the YSG signals are distributed locally. The YSG signal drivers at the center of the bank pass YSG signals throughout an entire bank. Local YSG signal distribution circuitry, indicated as YSG1, YSG2, YSG3 etc., and shown in detail in figure 10, are provided for each block. Each of the local YSG signal distribution circuitry 72 switch and drive the YSG signal to either a normal core Y decoder 66 or to the corresponding Y redundancy decoder 68 in response to the output RDEC from the redundant Y decoder. The YSG signal distribution circuitry YSG1, YSG2, YSG3 etc. is clocked by BUSL and $\overline{\text{BUSL}}$ signals to latch its corresponding redundant Y decoder output RDEC for 2 clock cycles, as shown in figure 10. If the latched logic value is high, the YSG signals are switched to redundant Y decoder to drive the redundancy column 64. If the latched logic value is low, the YSG signals are switched to core Y decoder to drive the normal column.

Generally, four redundancy decoders within adjacent odd or even blocks are shared by all four blocks and can be used to replace any bad normal column within these four

blocks. The $\overline{\text{DB_CTL}}$ outputs of the redundant Y decoder are connected to a four input AND gate 68b. The output $\overline{\text{RY10F4}}$ from this gate is shared by the four redundancy decoders. Thus when a redundant Y decoder is working, its output signal $\overline{\text{DB_CTL}}$ is set low, so $\overline{\text{RY10F4}}$ is set low to inform the core-I/O circuitry (core data path circuitry) that a
 5 redundant Y decoder is being used.

When a normal column is selected within a block, the BSEL signal goes high. The corresponding core-I/O needs to be enabled so core-I/O control signal DBSW_CTL goes high. If the selected normal column is bad, it can be replaced by a redundant Y decoder, either within or outside the current block. Under this failure case even if BSEL is still
 10 high, whether DBSW_CTL goes high or not depends on the position of the failure replacement. The DBSW_CTL signal is responsible for switching the appropriate data bus pass gates 67 for coupling the selected column data to the data bus. The $\overline{\text{RY10F4}}$, BSEL and $\overline{\text{DB_CTL}}$ are all inputs to the redundant decoder described in figure 6, used to determine the output DBSW_CTL, which controls the core I/O switch. The core-I/O
 15 switch rule is shown in the following table:

INPUTS			OUTPUT
$\overline{\text{RY10F4}}$	BSEL	$\overline{\text{DB_CTL}}$	DBSW_CTL
0	0	0	1
		1	0
0	1	0	1
		1	0
1	0	1	0
1	1	1	1

It may be noted that in the 256M SDRAM embodiment illustrated, there are two versions of all control signals and data buses, one marked as B0 and the other marked as
 20 B1. While B0 signals are active, B1 signals are precharging and while B1 signals are active, the B0 signals are precharging. Thus, hiding the precharge time for a higher speed operation. This dual data bus architecture is described in US patent 5,416,743 assigned to

MOSAID Technologies, which is hereby incorporated by reference. The BUSL and $\overline{\text{BUSL}}$ signals schedule the toggling between B0 and B1 signals.

Referring now to figures 5(a) and 5(b), a schematic diagram of the core Y decoder 66a and a Y driver 66b is shown. The combined circuit is shown schematically in block 66 of figure 4. The core Y decoder 66a comprises a pair of NAND gates 72 and 74 for receiving the Y predecoder outputs PY0_1_2, PY3_4, PY5_6 and PY7_8. The outputs from the NAND gates 72 and 74 are combined in a NOR gate 76 to provide decoded output signal DEC. The decoder circuit 66a is equivalent to a four input AND gate. The output from the core Y decoder DEC is coupled to the column driver circuit 66b as shown in figure 5(a).

The normal or redundant column driver 66b, receives the Y clock enable signals $\overline{\text{YSG_B0}}$ and $\overline{\text{YSG_B1}}$ at respective CMOS pass gates 82 and 84 which are controlled by the output signal DEC in conjunction with signals BUSL and $\overline{\text{BUSL}}$. The clock signals $\overline{\text{YSG_B0}}$ and $\overline{\text{YSG_B1}}$ are passed through the CMOS gates at the appropriate time to an inverter 86 which then drives the corresponding column with the signal Y_B0 or Y_B1, depending on the state of the BUSL or the $\overline{\text{BUSL}}$ signals. Thus, the decoded signal DEC controls the pass gates 82 and 84.

The overall core Y decoder YDEC 66 shown in figure 4 may be built with the two components shown in figures 5(a) and 5(b). For example, if the Y address has nine bits, it then has 512 different decoding outputs. The even bits and odd bits may be separated to drive four even blocks and four odd blocks respectively. The arrangement will then repeat itself two times to realize a complete core wide decoder for a half bank or four times for a whole bank.

Turning now to figure 6, a detailed diagram of the redundancy decoder RY 68 of figure 4 is shown. The redundant Y decoders RY1, RY2, ... RYN are used to determine if access to a redundant column is required. These redundant Y decoders utilize an address-compare scheme to make this determination. To reiterate, each memory block has one redundant column located at the side of the block. The redundancy decoder RY and its corresponding core Y decoder YDEC share the same block selection signal (BSEL). The redundancy decoder RY shown in figure 6 includes a pair of address-compare circuits 90 which receive the predecoded addresses PY0_1_2, PY3_4, PY5_6 and PY7_8. Each

address-compare circuit 90 is capable of being programmed with a single address thus the redundant Y decoder is capable of being programmed to two redundant addresses. Details of the address compare circuitry 92 and 94 will be discussed with reference to figure 8.

Because normal columns may have separately addressed upper or lower portions within a block, a row address signal AX12 is provided to the redundant Y decoder to perform the upper or lower column portion selection. The row address signal AX12 is coupled to the control inputs of a pair of CMOS pass gates 96 and 98 which receive the respective outputs from the address-compare circuits 92 and 94. Thus, one redundant column can be used to replace an upper half of a normal column and a lower half of a normal column of two different addresses or vice versa. The \overline{RY} signal is coupled to an inverter 99 to drive the RDEC signal, which in turn drives the column driver 66b shown in figure 5(b) and the YSG signal distribution circuit 72 shown in figure 4.

The circuit also includes the INI1 and INI0 generation circuitry. Generally the circuit comprises a chain of series connected inverters 100 driven from a main INI signal line, and the INI0 and INI1 signals taken as taps along the chain.

Referring now to figure 7, the address compare circuit 90 of figure 6 is shown in detail. Since the predecoder (figure 4) has four groups of predecoded outputs: PY0_1_2, PY3_4, PY5_6 and PY7_8, the address-compare circuit comprises four groups of programmable fuse circuits 142. Each group 142 of fuse circuits includes four fuses with an associated fuse state evaluation circuit 180 shown in figure 8. The inputs to each of the constituent fuse evaluation circuits in a group are derived from the predecoded column address signals in each group, i.e., PY0_1_2, PY3_4, PY5_6 or PY7_8. The outputs PY_OUT from each of the fuses in a group 142 are combined to provide respective signals PY_OUT1, PY_OUT2, PY_OUT3 and PY_OUT4. These signals are passed through an initialization circuit 144 before being combined in an address combiner circuit 146. The address combiner circuit is essentially a four input NAND gate which outputs the redundant select signal \overline{RY} shown in figure 6. Each of these circuit sections will now be discussed in detail.

The operation of the circuit 90 is as follows. If there are no defective columns and no need for redundancy, then no fuse circuits are blown, and the PY_OUT lines are all initialized to a logic low due to the initialization portion 144 of the circuit. This is in

contrast with some of the prior art address-compare implementations where fuses of defective addresses were left intact while fuses of all non-defective columns were blown. That approach complicates the redundancy programming process considerably. The initialization circuit 144 is comprised of a pair of NOR gates 148 and 150, each connected to receive at its inputs a respective PY_OUT signal. Each of the NOR gate inputs are coupled to a respective NMOS transistor 152 and 154. The gates of these transistors are connected to their respective NOR gate output. Thus, with all the logic low PY_OUT inputs to the NOR gates 148,150, the outputs of the NOR gates are logic high while the feedback connections via the feedback transistors further latch the inputs to logic low. The same logic low signals on lines PY_OUT are fed into NAND gates 155 and 156 thus producing logic highs at their outputs. The signal CST_BLK is a block redundancy test signal which is normally high, thus enabling NAND gates 157 and 158. With the outputs from NAND gate 155 and 156 at logic high and the CST_BLK signal at logic high, both outputs from NAND gates 157 and 158 are logic low, which in turn produce a logic high out of NAND gate 160, indicating that redundancy is not being used, i.e., \overline{RY} is logic high.

If a faulty location is detected during testing, then the appropriate predecoder column address is programmed into each of the fuse circuit groups as described earlier. As a result, the programming signal lines PY_OUT1, PY_OUT2, PY_OUT3 and PY_OUT4 will all be set to logic high upon receipt of the predecoded signals since the address-compare circuit outputs will override the initialization devices; this process will be described in more detail below. Consequently, with two logic high inputs applied to the NAND gates 155 and 156, each then provides a logic low output, which when combined with a normal high CST_BLK signal in NAND gates 157 and 158, will provide two logic high input signals to NAND gate 160, which in turn provides the active low output signal \overline{RY} , indicating the use of redundancy. It is important to note that in the embodiment of the present invention, firstly if no defective address is detected, no fuses need to be blown, whereas in the prior art address compare approach of Figure 1, all fuses would have to be blown. Secondly, if a defective address is detected, to program a defective address, in the present invention embodiment no more than four (4) fuses must be blown compared to twelve (12) fuses for the prior art address-compare scheme. These differences represent a substantial simplification of the redundancy programming function.

Referring to figure 8, a detailed schematic of the fuse state evaluation circuit 180 of figure 7 is shown. As described above, the circuit 180 receives one of the predecoded address signals on its PY_IN terminal which is in turn connected to a CMOS pass gate 182 formed by a NMOS and PMOS transistor 183 and 184 respectively. The output of the CMOS pass gate 182 is the signal PY_OUT. The pass gates 183 and 184 are controlled by a fuse element 186. The initial conditions for the pass gate 182 are set by a NAND gate 188, which in turn has its initial conditions determined by its inputs received from signals INI0 and INI1. The INI0 and INI1 signals are slightly delayed versions of one another with INI0 preceding INI1, as shown in figure 6.

A feedback PMOS transistor 190 has its gate connected to output of NAND gate 188 and its drain connected to one of the inputs 188b of the NAND gate 188, forming a half-latch. The feedback transistor 190 is used to latch the programmed redundancy address. The INI1 signal is applied directly to the other input 188a of the NAND gate 188 and to the gate of an NMOS transistor 192 having its source connected to one end of the fuse 186 the other end of which is connected to ground. The drain terminal of the NMOS transistor 192 is connected to the drain terminal of a PMOS transistor 194 which in turn has its source connected to the V_{DD} supply. The INI0 signal is applied to the gate of the PMOS transistor 194. The common drain connection between the PMOS transistor 194 and the NMOS transistor 192 is connected to the first input 188b of the NAND gate 188. The output from the NAND gate 188 is connected via an inverter 196 to drive one of the pass gate transistors 183.

The fuse state is evaluated as follows. Signal INI0 and INI1 are generated from the POWER_OK signal and INI1 is delayed from INI0. Initially, both INI0 and INI1 are low and the CMOS transmission gate is open and the predecoded signal cannot be passed. In general operation, if the fuse is not blown, once both INI0 and INI1 have become high, the CMOS transmission gate keeps its open state. On the other hand, if the fuse is blown, the CMOS transmission gate is closed and the predecoded signal PY_IN is passed as a redundant predecoded address signal PY_OUT.

As previously mentioned with reference to figure 6, there is a delay between the transition of signals INI0 and INI1. The delay of INI1 from INI0 ensures that there is no DC current flowing from the supply voltage V_{DD} through the fuse 186 to ground when the fuse is intact. As mentioned above, the feedback transistor 190 is used to latch the

redundant state of the fuse circuit for the pass gate 182. Typically, in prior art circuits this PMOS device 190 is fairly long to allow easy resetability of the half latch. However, long channel transistors tend to consume more power and take up more area than ones with shorter channels. The role of the delayed initialization signals INI0 and INI1 also serves to reduce the size of the feedback transistor 190 to a normal size. This implementation therefore reduces the current consumption during fuse evaluation. Furthermore, the delayed activation of the INI0 and INI1 signals avoids a race condition as follows: if INI0 and INI1 were one and the same signal, during the transition from a low to a high, both devices 194 and 192 would be conducting. Since device 194 could achieve a faster pull-up than the pull-down through 192 due to the resistance of the fuse, node 188b would tend to remain high, and once INI1 would be sufficiently high, both inputs to NAND gate 188 would be high, pulling its output low and turning on transistor 190. But while transistor 190 would be turning on, transistor 192 would also be turned on, creating a path from VDD to ground, assuming the fuse is not blown. The race is therefore between the turning on of 194, 192 and 190. In contrast, by staggering the transition of INI0 and INI1, where INI0 goes from low to high first and then after a delay, INI1 also goes from low to high, the following operation avoids the race condition mentioned above. With INI0 initially low, device 194 is in the on state as power-up is occurring. As INI0 goes from low to high, device 194 turns off and node 188b is left to float at high temporarily. Note that due to the fact that INI1 is still low, the output of 188 is still high, and device 190 is in an off state. As INI1 begins its transition from low to high (no logic transitions can be instantaneous square-wave type transitions in actual operation, there will always be some slight delay resulting in more of a ramp-like transition), transistor 192 begins to turn on and node 188b is easily discharged since there is no contest with device 194. The result is that as INI1 (node 188a) is going from low to high, node 188b is going from floating high to low, and therefore, the output of NAND gate 188, as long as the fuse is not blown, will remain high, transistor 190 will not be turned on, and the pass gate 182 will remain off. As a result, the PY_IN signal will not be passed through the pass gate and the PY_OUT terminal signal will remain at its initialized state as described above.

If the fuse 186 is blown, then the input 188b of NAND gate 188 is not pulled to a logic low level. As a result, both input 188a and 188b of NAND gate 188 are at a logic high, resulting in a logic low output from the NAND gate. This logic low output is latched

through the turning on of transistor 190 and enables the CMOS pass gate 182. As a result, for redundant operation (with the fuse blown), the pass gate 182 allows the signal PY_IN to pass through as signal PY_OUT and override the precharge value on the corresponding precharge line shown in figure 7. It is important to note that only fuses of faulty addresses
5 need to be blown and not those of non-defective addresses.

Referring to figure 9, the YSG switching circuit 72 (figure 4) is shown in detail. The switching circuit includes a pair of YSG latches 200 coupled to latch and delay the input RDEC signal. The YSG signal is held for two clock cycles due to the dual data bus architecture. The output $\overline{RYSG_B(1:0)}$ and $\overline{YSG_B(1:0)}$ are coupled to the redundant
10 driver 70 and the normal Y drivers respectively. The RCTL (redundant decoder control) output from the latches 200 are coupled to an input of respective gates 202 and 204, while a CTL (decoder control) output is coupled to the inputs of a second pair of NAND gates 206 and 208. Both sets of NAND gates 202, 204 and 206, 208 receive the YSG signal on one of their other inputs. Referring to figure 10, the YSG latches 200 have their outputs
15 RCTL and CTL of complementary polarity. Thus, the NAND gates 202, 204 and 206, 208 are responsible for switching the YSG signal to either RYSG_B or YSG_B.

While the invention has been described in connection with the specific embodiment thereof, and in a specific use, various modifications thereof will occur to those skilled in the art without departing from the spirit of the invention as set forth in the
20 appended claims. For example, the number of redundant Y drivers associated with a group of normal Y drivers may be varied. Furthermore, the column redundancy system may be applied to all types of RAMs such as DRAMs, SDRAMs, SGRAMs, and the like. Similarly, by making well-known amendments to the circuitry, the redundancy system described herein could also be adapted to implement row redundancy.

25 The terms and expressions which have been employed in this specification are used as terms of description and not of limitations, there is no intention in the use of such terms and expressions to exclude any equivalence of the features shown and described or portions thereof, but it is recognized that various modifications are possible within the scope of the claims to the invention.

30

THE EMBODIMENTS OF THE INVENTION IN WHICH AN EXCLUSIVE
PROPERTY OR PRIVILEGE IS CLAIMED ARE DEFINED AS FOLLOWS:

1. A semiconductor memory device comprising:
 - 5 a) memory elements arranged in rows and columns, the memory elements being accessible by applying column and row address signals to associated columns or rows respectively;
 - b) a normal column driver for enabling at least one normal column associated therewith, the normal column driver being responsive to a decoded memory
10 address signal received at an input thereof for enabling the column;
 - c) a redundant column driver for enabling at least one redundant column associated therewith, in response to a decoded memory address signal received at an input thereof for enabling the redundant column in any of a plurality of memory array blocks; and
 - 15 d) switch means responsive to a signal indicative of a defective normal column for selectively enabling the redundant column driver and preventing the defective normal column driver from activating an associated defective normal column and providing data to and from an associated redundant column, whereby there is substantially no difference in timing between the normal and
20 redundant column memory address signal paths.
2. A semiconductor memory device defined in claim 1, including a plurality of redundant column drivers.
- 25 3. A semiconductor memory device comprising:
 - a) memory elements arranged in rows and columns, said memory elements being accessible by applying column and row address signals to associated columns or rows respectively;
 - b) normal column drivers for enabling normal columns associated therewith, the
30 normal column drivers being responsive to decoded memory address signals received at respective inputs thereof for enabling the columns;

- c) a redundant column driver for enabling at least one redundant column associated therewith, in response to a decoded memory address signal received at an input thereof for enabling the redundant column in any of a plurality of memory array blocks within a bank; and
- 5 d) switch means responsive to a signal indicative of a defective normal column for selectively enabling the redundant column driver and disabling the normal column driver associated with the defective normal column, whereby there is substantially no difference in timing between the normal and redundant column memory address signal paths.

10

4. A semiconductor memory device comprising:

- a) memory elements arranged in rows and columns, said memory elements being accessible by applying column and row address signals to associated columns or rows respectively;
- 15 b) normal column drivers for enabling normal columns associated therewith, the normal column drivers being responsive to decoded memory address signals received at respective inputs thereof for enabling the columns;
- c) a redundant column driver for enabling at least one redundant column associated therewith, in response to a decoded memory address signal received
- 20 at an input thereof for enabling the redundant column; and
- d) switch means responsive to a signal indicative of a defective normal column for selectively enabling the redundant column driver and preventing the defective normal column driver from activating an associated defective normal column and providing data to and from an associated redundant column,
- 25 whereby there is substantially no difference in timing between the normal and redundant column memory address signal paths.

5. A semiconductor memory device comprising:

- c) a plurality of normal memory columns selectively enabled by normal column
- 30 decoders;

- d) redundant memory columns selectively enabled by redundant column decoders, the normal and redundant decoders being responsive to a column clock signal; and
- 5 c) local signal distribution circuitry for switching said column clock signal to either a normal driver or to the corresponding redundancy driver in response to an output from the redundant column decoder.
6. A semiconductor memory device as defined in claim 5, wherein the redundant column decoder is an address comparison decoder.
- 10 7. A semiconductor memory device comprising:
- a) memory elements arranged in rows and columns, the memory elements being accessible by applying column and row address signals to associated columns or rows respectively;
- 15 b) normal column drivers for enabling normal columns associated therewith, the normal column drivers being responsive to decoded memory address signals received at respective inputs thereof for enabling the columns;
- c) a redundant column decoder for accessing a redundant column, the redundant column decoder including at least two address-compare circuits each capable of
- 20 being programmed with column address, the redundant column decoder selectively outputting a signal indicative of a defective normal column provided by one of the at least two address-compare circuits in response to row address signal;
- d) a redundant column driver for enabling at least one redundant column associated therewith, in response to the signal indicative of a defective normal column; and
- 25 e) switch means responsive to the signal indicative of a defective normal column for selectively enabling the redundant column driver and preventing the defective normal column driver from activating an associated redundant column, whereby there is substantially no difference in timing between the normal and redundant column memory address signal paths.
- 30 8. A semiconductor memory device comprising:

- a) memory elements arranged in rows and columns, the memory elements being accessible by applying column and row address signals to associated columns or rows respectively;
- b) normal column drivers for enabling normal columns associated therewith, the
5 normal column drivers being responsive to decoded memory address signals received at respective inputs thereof for enabling the columns;
- c) redundant column drivers for enabling redundant columns associated therewith, in response to a decoded memory address signal received at respective inputs thereof for enabling at least one redundant column in any of a plurality memory array
10 blocks.
- d) means for generating data path control signals, the data path control signals being active in a memory block selected by a block selection signal when no redundancy column driver within the plurality of memory array blocks is enabled, the data path control signals being active in a memory array block in which a redundancy
15 column driver is enabled, irrespective of the block selection signal, when at least one redundancy column decoder within the plurality of memory blocks is enabled; and
- e) switch means responsive to the signal indicative of a defective normal column for selectively enabling the redundant column driver and preventing the defective
20 normal column driver from activating an associated redundant column, whereby there is substantially no difference in timing between the normal and redundant column memory address signal paths.

25




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5a

66





FIG. 5b

FIG. 6





FIG. 7






FIG. 9




FIG. 10

INTERNATIONAL SEARCH REPORT

International Application No

PCT/CA 99/01054

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G06F11/20

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols).

IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 572 470 A (MCCLURE DAVID C ET AL) 5 November 1996 (1996-11-05) column 3, line 47 -column 4, line 7; figure 1 column 4, line 23 - line 52 ---	1,3-5,7, 8
A P,A	CA 2 202 692 A (MOSAID TECHNOLOGIES) 14 October 1998 (1998-10-14) & US 5 959 903 A (CHEN LIDONG ET AL) 28 September 1999 (1999-09-28) cited in the application claims 10,11 ---	1-8
A	EP 0 554 054 A (SGS THOMSON MICROELECTRONICS) 4 August 1993 (1993-08-04) page 5, line 16 -page 6, line 21; figures 1,2 -----	1-8



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

25 February 2000

Date of mailing of the international search report

03/03/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Fernandez Balseiro, J

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/CA 99/01054

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5572470 A	05-11-1996	NONE	
CA 2202692 A	14-10-1998	US 5959903 A	28-09-1999
EP 0554054 A	04-08-1993	US 5257229 A	26-10-1993
		JP 6236700 A	23-08-1994