

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
12 January 2006 (12.01.2006)

PCT

(10) International Publication Number  
**WO 2006/003061 A1**

(51) International Patent Classification<sup>7</sup>: **H01L 21/762, 21/20**

(21) International Application Number:  
PCT/EP2005/052424

(22) International Filing Date: 27 May 2005 (27.05.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
10/883,887 2 July 2004 (02.07.2004) US

(71) Applicant (for all designated States except US): **INTERNATIONAL BUSINESS MACHINES CORPORATION** [—/US]; International Business Machines, New Orchard Road, Armonk, New York 10504 (US).

(71) Applicant (for MG only): **Compagnie IBM France** [FR/FR]; Tour Descartes, La Defense 5, 2 Avenue Gambetta, F-92400 COURBEVOIE (FR).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **ADAM, Thomas, N**


[DE/US]; 44 Colburn Dr., Poughkeepsie, New York 12603 (US). **BEDELL, Stephen, W.** [US/US]; 32 Nicole Dr., Wappingers Falls, New York 12590 (US). **DE SOUZA, Joel, P.** [BR/US]; 10 West Shore Dr., Putnam Valley, NY 10579 (US). **FOGEL, Keith, E.** [US/US]; 4 Lucas Lane, Mohegan Lake, NY 10547 (US). **REZNICEK, Alexander** [DE/US]; 84 Carpenter Ave. #4, Mt. Kisco, NY 10549 (US). **SADANA, Devendra, K.** [US/US]; 90 Sky Top Dr., Pleasantville, NY 10570 (US). **SHAHIDI, Ghavam** [IR/US]; 111 Bargegat Road, Pound Ridge, NY 10579 (US).

(74) Agent: **THERIAS, Philippe**; IBM France, Le Plan du Bois, F-06610 La Gaude (FR).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL

[Continued on next page]

(54) Title: STRAINED SILICON-ON-INSULATOR BY ANODIZATION OF A BURIED p+ SILICON GERMANIUM LAYER



(57) Abstract: A cost efficient and manufacturable method of fabricating strained semiconductor-on-insulator (SSOI) substrates is provided that avoids wafer bonding. The method includes growing various epitaxial semiconductor layers on a substrate, wherein at least one of the semiconductor layers is a doped and relaxed semiconductor layer underneath a strained semiconductor layer; converting the doped and relaxed semiconductor layer into a porous semiconductor via an electrolytic anodization process, and oxidizing to convert the porous semiconductor layer into a buried oxide layer. The method provides a SSOI substrate that includes a relaxed semiconductor layer on a substrate; a high-quality buried oxide layer on the relaxed semiconductor layer; and a strained semiconductor layer on the high-quality buried oxide layer. In accordance with the present invention, the relaxed semiconductor layer and the strained semiconductor layer have identical crystallographic orientations.

WO 2006/003061 A1



SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) **Designated States (unless otherwise indicated, for every kind of regional protection available):** ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Declaration under Rule 4.17:**

— *of inventorship (Rule 4.17(iv)) for US only*

**Published:**

— *with international search report*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**STRAINED SILICON-ON-INSULATOR BY ANODIZATION OF A BURIED  
p+ SILICON GERMANIUM LAYER**

**Field of the Invention**

The present invention relates to a semiconductor substrate material and to a method of fabricating the same. More specifically, the present invention relates to a strained semiconductor, e.g., Si-on-insulator (SSOI) substrate material and a robust method of fabricating the same that avoids wafer bonding.

**Background of the Invention**

In the semiconductor industry, there has been an increasing interest in enhancing performance of complementary metal oxide semiconductor (CMOS) devices by replacing conventional silicon-on-insulator (SOI) substrates with strained semiconductor-on-insulator (SSOI) substrates. The reason behind this interest is that SSOI substrates provide higher carrier (electrons/holes) mobility than a conventional SOI substrate. The strain in the SSOI substrates can either be compressive or tensile.

Conventional methods to fabricate SSOI substrates typically require a layer transfer process wherein a strained Si-containing layer located on a relaxed SiGe layer is transferred onto a handle wafer. In particular, the conventional process includes first creating a relaxed SiGe layer of a few microns in thickness on a surface of a Si-containing substrate. The relaxed SiGe layer typically has an in-plane lattice parameter that is larger than that of Si. Next, a Si-containing layer is grown on the relaxed SiGe layer. Because the SiGe layer has a larger in-plane lattice parameter as compared to Si, the Si-containing layer is under strain.

The structure, including the strained Si-containing layer located on a relaxed SiGe layer, is then bonded to a handle wafer, which includes an insulating layer, such as an oxide layer. The bonding occurs between the strained 5 Si-containing layer and the insulator layer. The Si-containing substrate and the relaxed SiGe layer are then typically removed from the bonded structure to provide a strained Si-on-insulator substrate.

The conventional SSOI substrate preparation method 10 described above is quite expensive and low-yielding because it combines two rather advanced substrate technologies, i.e., high-quality, thick SiGe/strain Si growth, and wafer bonding. Moreover, the conventional preparation method is unattractive for manufacturing a large volume of substrates.

15 In view of the above, a cost effective and manufacturable solution to fabricate SSOI substrates is required for future high-performance Si-containing CMOS products.

#### **Summary of the Invention**

20 The present invention provides a cost-effective and manufacturable solution to produce SSOI substrates that avoids wafer bonding which is typically required in conventional technologies to produce SSOI substrate materials. In particular, the method of the present invention, which 25 fabricates SSOI substrates, includes creating a buried porous layer underneath a strained semiconductor layer. The porous layer is then converted into a buried oxide layer by employing a high temperature oxidation/anneal step such that only a part of the strained semiconductor layer is consumed during 30 processing.

## 3

The method provides a SSOI substrate that includes a strained semiconductor layer atop an oxide layer, the oxide layer is located on a relaxed semiconductor template. Unlike the conventional process described above, the strained 5 semiconductor layer and the relaxed semiconductor layer have a commensurate, i.e., identical, crystal orientation. Moreover, the oxide layer that is formed by the inventive method is of 'high-quality' meaning that the oxide layer has a leakage of about 1 microAmp or less and a breakdown field of about 2 10 Megavolts/cm or greater.

In broad terms, the method of the present invention comprises the steps of:

providing a structure that comprises a substrate, a relaxed semiconductor layer on the substrate, a doped and 15 relaxed semiconductor layer on the relaxed semiconductor layer, and a strained semiconductor layer on the doped and relaxed semiconductor layer, said relaxed semiconductor layer, said doped and relaxed semiconductor layer and said strained 20 semiconductor layer have identical crystallographic orientations;

converting the doped and relaxed semiconductor layer underneath the strained semiconductor layer into a buried porous layer; and

annealing the structure including the buried porous 25 layer to provide a strained semiconductor-on-insulator substrate, wherein during said annealing the buried porous layer is converted into a buried oxide layer.

In addition to the method described above, the present invention also relates to the SSOI substrate that is formed. 30 Specifically, the SSOI substrate of the instant invention comprises:

a substrate;

a relaxed semiconductor layer on the substrate;

a high-quality buried oxide layer on the relaxed semiconductor layer; and

5 a strained semiconductor layer on the high-quality buried oxide layer, wherein the relaxed semiconductor layer and the strained semiconductor layer have identical crystallographic orientations.

#### **Brief Description of the Drawings**

10 FIGS. 1A-1D are pictorial representations (through cross sectional views) illustrating the basic processing steps employed in fabricating the inventive SSOI substrate. The inventive SSOI substrate shown in FIG. 1D contains a strained semiconductor layer and a buried oxide that are both  
15 unpatterned.

FIGS. 2A-2B are pictorial representations (through cross-sectional views) illustrating patterned SSOI substrates that are fabricated using the method of the present invention.

#### **Detailed Description of the Invention**

20 The present invention, which provides a method of fabricating a SSOI substrate and the SSOI substrate produced by the method, will now be described in greater detail by referring to the drawings that accompany the present application. The drawings are provided for illustrative purposes only and are thus not drawn to scale. In the  
25

drawings, like and corresponding elements are referred to by like reference numerals.

The method of the present invention begins with first providing the structure 10 shown, for example, in FIG. 1A.

5 Structure 10 includes a substrate 12, a relaxed semiconductor, e.g., SiGe alloy, layer 14 located on a surface of substrate 12, a doped and relaxed semiconductor layer 16 located on the relaxed semiconductor layer 14, and a strained semiconductor layer 18 located on a surface of the doped and relaxed 10 semiconductor layer 16. In accordance with the present invention, layers 14, 16 and 18 have the same crystallographic orientation since those layers are each formed by epitaxial growth.

Examples of various epitaxial growth processes that can 15 be employed in the present invention in fabricating layers 14, 16 and 18 on substrate 12 include, for example, rapid thermal chemical vapor deposition (RTCVD), low-energy plasma deposition (LEPD), ultra-high vacuum chemical vapor deposition (UHVCVD), atmospheric pressure chemical vapor deposition (APCVD) and molecular beam epitaxy (MBE).

The substrate 12 employed in the present invention may be comprised of any material or material layers including, for example, crystalline glass or metal, but preferably the substrate 12 is a crystalline semiconductor substrate.

25 Examples of semiconductor substrates that can be employed as substrate 12 include, but are not limited to: Si, SiGe, SiC, SiGeC, GaAs, InAs, InP, and other III/IV or II/VI compound semiconductors. The term "semiconductor substrate" also includes preformed silicon-on-insulator (SOI) or 30 SiGe-on-insulator (SGOI) substrates which may include any number of buried insulating (continuous, non-continuous or a combination of continuous and non-continuous) regions therein. In one preferred embodiment, the substrate 12 is a

## 6

Si-containing substrate. The substrate 12 may be undoped or it may be an electron rich or hole-rich substrate, i.e., doped substrates.

The relaxed semiconductor layer 14 is then epitaxially 5 grown on a surface of the substrate 12 using one of the above mentioned processes. In the following description the relaxed semiconductor layer 14 is referred to a relaxed SiGe layer 14 since that semiconductor material represents a preferred material for layer 14. The term "SiGe alloy layer" denotes a 10 SiGe layer that comprises up to 99 atomic percent Ge. More typically, the SiGe alloy layer comprises from about 1 to about 99 atomic percent Ge, with a Ge atomic percent from about 10 to about 50 atomic percent being more highly preferred.

15 The relaxed SiGe alloy layer 14 may be a single layer having a continuous distribution of Ge, or it may be a graded layer having a varying content of Ge included within different regions of the layer. As stated above, layer 14 is a relaxed layer having a measured degree of relaxation from about 10 % 20 or greater. Typically, the surface region of the relaxed semiconductor layer 14 is metastable having a defect (stacking faults, pile-up and threading) density that is typically about 1E5 defects/cm<sup>3</sup> or greater.

The relaxed semiconductor layer 14 may be doped or 25 undoped. The type of dopant and concentration of dopant within the layer 14 is arbitrary and can be predetermined by a skilled artisan. When doped, relaxed layer 14 typically has a dopant concentration that is greater than 1E17 atoms/cm<sup>3</sup>. Doped layer 14 is formed by providing a dopant source with the 30 Si source, or the Ge source, or both sources used during the epitaxial growth process.

The thickness of the relaxed semiconductor layer 14 may vary so long as a relaxed layer can be formed. The thickness of the relaxed semiconductor layer 14 is dependent on the Ge content of the layer. Typically, and for a relaxed 5 semiconductor layer 14 having a Ge content of less than about 50 atomic %, layer 14 has a thickness from about 1 to about 5000 nm, with a thickness from about 1000 to about 3000 nm being more typical.

Although relaxed SiGe alloy templates are preferred, 10 the present invention also contemplates the use of other semiconductor materials that can be formed in relaxed state.

Next, a doped and relaxed semiconductor layer 16 is formed on the relaxed semiconductor layer 14. The doped and relaxed semiconductor layer 16 may include p- or n-type 15 dopants, with p-type dopants being highly preferred. P-type dopants include Ga, Al, B and BF<sub>2</sub>. The doped and relaxed semiconductor layer 16 may be a separate layer, as shown in FIG. 1A, or it can be an upper portion of the previously formed relaxed semiconductor layer 14. The term 20 "semiconductor" when used in content with layer 16 denotes any semiconductor material including, for example, Si, SiGe, SiC, and SiGeC. Preferably, the doped and relaxed semiconductor layer 16 is a Si-containing semiconductor, with Si and SiGe being most preferred.

25 In accordance with the present invention, the doped and relaxed semiconductor layer 16 is a layer that is more heavily doped than the surrounding layers, i.e., layers 14 and 18. Typically, the doped and relaxed semiconductor layer 16 contains a p-type dopant concentration of about 1E19 atoms/cm<sup>3</sup> 30 or greater, with a p-type dopant concentration from about 1E20 to about 5E20 atoms/cm<sup>3</sup> being more typical. The doped and relaxed semiconductor layer 16 is formed using one of the above mentioned epitaxial growth processes in which the dopant

source is included with the semiconductor source. The doped and relaxed semiconductor material 16 may have an in-plane lattice parameter that is either larger or smaller than that of virgin Si.

5 The doped and relaxed semiconductor layer 16 is a thin layer whose thickness will define the thickness of the buried oxide layer to be subsequently formed. Typically, the doped and relaxed semiconductor layer 16 has a thickness from about 1 to about 1000 nm, with a thickness from about 10 to about 10 200 nm being more typical.

After forming the doped and relaxed semiconductor layer 16, a strained semiconductor layer 18 is formed on top of the doped and relaxed semiconductor layer 16 using one of the above-mentioned epitaxial growth processes. The strained 15 semiconductor layer 18 may be comprised of one of the semiconductor materials mentioned above in connection with layer 16. The strained semiconductor layer 18 and the doped and relaxed semiconductor 16 can thus be comprised of the same or different semiconductor material. The strained 20 semiconductor 18 can have a tensile or compressive stress.

It is noted that the growth of layers 14, 16 and 18 may occur using the same or different epitaxial growth process. Moreover, it is also contemplated to form layers 14, 16 and 18 in the same reactor chamber without breaking vacuum.

25 The strained semiconductor layer 18 may be doped or undoped. When doped, the strained semiconductor layer 18 typically has a dopant concentration of about 1E15 atoms/cm<sup>3</sup> or greater. The thickness of layer 18 is typically from about 5 to about 2000 nm, with a thickness from about 10 to about 500 30 nm being more typical.

In one embodiment of the present invention, the strained semiconductor layer 18 and the doped and relaxed semiconductor layer 16 are comprised of the same or different Si-containing semiconductor, with Si or SiGe being highly 5 preferred.

In a highly preferred embodiment of the present invention, the strained semiconductor layer 18 and the relaxed semiconductor layer 14 are both doped layers having a dopant concentration of about 1E15 atoms/cm<sup>3</sup> or greater, while the 10 doped and relaxed semiconductor layer 16 is a p-doped layer having a dopant concentration of about 1E20 atoms/cm<sup>3</sup> or greater.

In accordance with the present invention, layers 14, 16 and 18 have the same crystallographic orientation as substrate 15 12 since the various layers are formed by epitaxial growth. Hence, layers 14, 16 and 18 can have a (100), (110), (111) or any other crystallographic orientation.

Next, the structure shown in FIG. 1A is subjected to an electrolytic anodization process that is capable of converting 20 the doped and relaxed semiconductor layer 16 into a porous region. The structure, after the electrolytic anodization process has been performed, is shown, for example in FIG. 1B. In the drawing, reference numeral 20 denotes the porous region or layer.

25 The anodization process is performed by immersing the structure shown in FIG. 1A into an HF-containing solution while an electrical bias is applied to the structure with respect to an electrode also placed in the HF-containing solution. In such a process, the structure typically serves 30 as the positive electrode of the electrochemical cell, while another semiconducting material such as Si, or a metal is employed as the negative electrode.

In general, the HF anodization converts the doped and relaxed semiconductor layer 16 into a porous semiconductor layer 20. The rate of formation and the nature of the porous semiconductor layer 20 so-formed (porosity and microstructure) 5 is determined by both the material properties, i.e., doping type and concentration, as well as the reaction conditions of the anodization process itself (current density, bias, illumination and additives in the HF-containing solution). Generally, the porous semiconductor layer 20 formed in the 10 present invention has a porosity of about 0.1% or higher.

The term "HF-containing solution" includes concentrated HF (49%), a mixture of HF and water, a mixture of HF and a monohydric alcohol such as methanol, ethanol, propanol, etc, or HF mixed with at least one surfactant. The amount of 15 surfactant that is present in the HF solution is typically from about 1 to about 50%, based on 49% HF.

The anodization process, which converts the doped and relaxed semiconductor layer 16 into a porous semiconductor layer 20, is performed using a constant current source that 20 operates at a current density from about 0.05 to about 50 milliAmps/cm<sup>2</sup>. A light source may be optionally used to illuminate the sample. More preferably, the anodization process of the present invention is employed using a constant current source operating at a current density from about 0.1 25 to about 5 milliAmps/cm<sup>2</sup>.

The anodization process is typically performed at room temperature or, a temperature that is elevated from room temperature may be used. Following the anodization process, the structure is typically rinsed with deionized water and 30 dried. Anodization typically occurs for a time period of less than about 10 minutes, with a time period of less than 1 minute being more typical.

The structure shown in FIG. 1B including the porous semiconductor layer 20 is then heated, i.e., annealed, at a temperature which converts the porous semiconductor layer 20 into a buried oxide region 22. The resultant structure is 5 shown, for example, in FIG. 1C. As shown, the structure includes a strained semiconductor layer 18 atop a buried oxide layer 22. The buried oxide layer 22 is located atop the relaxed semiconductor layer 14, which is, in turn, atop of the substrate 12.

10 Note that an oxide layer 24 is formed atop layer 18 during the heating step. This surface oxide layer, i.e., oxide layer 24, is typically, but not always, removed from the structure after the heating step using a conventional wet etch process wherein a chemical etchant such as HF that has a high 15 selectivity for removing oxide as compared to semiconductor is employed. The structure, without the surface oxide layer 24, is shown in FIG. 1D.

Note that when the oxide layer 24 is removed, the above processing steps can be repeated any number of times to 20 provide a multilayered structure containing, from bottom to top, substrate/(relaxed semiconductor/buried oxide/strained semiconductor)<sub>x</sub>, wherein x is greater than 1. When x is 1, the structure shown in FIG. 1D is formed.

In some embodiments of the present invention, multiple 25 buried oxide layers can be obtained by forming continuous layers of materials 14, 16 and 18 on substrate 12 and then performing the electrolytic anodization process and annealing process of the present invention.

The surface oxide layer 24 formed after the heating 30 step of the present invention has a variable thickness which may range from about 10 to about 1000 nm, with a thickness of

from about 20 to about 500 nm being more highly preferred. Buried oxide layer 22 typically has the same thickness as previously described for the doped and relaxed semiconductor layer 16.

5         Specifically, the heating step of the present invention is an annealing step which is performed at a temperature that is greater than 400°C, preferably greater than 1100°C. A typical temperature range for the heating step of the present invention is from about 1200° to about 1320°C.

10         Moreover, the heating step of the present invention is carried out in an oxidizing ambient which includes at least one oxygen-containing gas such as O<sub>2</sub>, NO, N<sub>2</sub>O, ozone, air and other like oxygen-containing gases. The oxygen-containing gas may be admixed with each other (such as an admixture of O<sub>2</sub> and 15 NO), or the gas may be diluted with an inert gas such as He, Ar, N<sub>2</sub>, Xe, Kr, or Ne. When a diluted ambient is employed, the diluted ambient contains from about 0.1 to about 100% of oxygen-containing gas, the remainder, up to 100%, being inert gas.

20         The heating step may be carried out for a variable period of time that typically ranges from greater than 0 minutes to about 1800 minutes, with a time period from about 60 to about 600 minutes being more highly preferred. The heating step may be carried out at a single targeted 25 temperature, or various ramp and soak cycles using various ramp rates and soak times can be employed.

           The heating step is performed under an oxidizing ambient to achieve the presence of oxide layers, i.e., layers 22 and 24. Note that the porous semiconductor region reacts 30 with diffused oxygen at an enhanced rate.

After heating, and subsequent removal of surface oxide layer 24, the structure can be subjected to a thermal process (i.e., baking step) that is capable of reducing the content of dopants present in the final structure. The baking step is 5 typically performed in the presence of a hydrogen-containing ambient such as H<sub>2</sub>. Leaching of dopants from the structure typically occurs when this step is performed at a temperature that is greater than 800°C, with a temperature of greater than 1000°C being more typical. This thermal step is optional and 10 does not need to be performed in all instances. Leaching of dopants using the thermal treatment process can be performed for any desired period of time.

Typically, the thermal process, which leaches dopants from the structure, is performed for a time period from about 15 1 to about 60 minutes. As stated above, this baking step reduces the amount of dopant within the SSOI substrate. Although it can be used to reduce any dopant within the SSOI substrate, it is particularly employed to remove boron from the structure.

20 After performing the above processing steps, conventional CMOS process can be carried out to form one or more CMOS devices such as field effect transistors (FETs) atop the strained semiconductor layer. The CMOS processing is well known to those skilled in the art; therefore details 25 concerning that processing are not needed herein.

The method of the present invention described above provides a SSOI substrate including a strained semiconductor layer 18 atop an oxide layer 22, the oxide layer 22 is located atop a relaxed semiconductor layer 14 which is located on a 30 substrate 12. Unlike the conventional process described above, the strained semiconductor layer 18 and the relaxed semiconductor layer 14 have a commensurate, i.e., identical, crystal orientation. Moreover, the oxide layer 22 that is

formed by the inventive method is of 'high-quality' meaning that the buried oxide layer 22 has a leakage of about 1 microAmp or less and a breakdown field of about 2 Megavolts or greater.

5        The embodiment depicted in FIGS. 1A-1D illustrates the case wherein no layers are patterned. In another embodiment, it is also contemplated to form a structure that includes a patterned strained semiconductor layer 18 on a buried oxide layer 22. One such patterned SSOI structure is shown, for 10 example, in FIG. 2A. The patterned structure is formed using the same basic processing steps as described above except that prior to anodization the strained semiconductor layer 18, shown, for example, in FIG. 1A, is patterned by lithography and etching. The lithography step includes applying a 15 photoresist on the strained semiconductor layer 18, exposing the photoresist to a pattern of radiation and developing the patterned into the exposed photoresist by utilizing a conventional resist developer. The etching step can include a wet etch process or a dry etching process that selectively 20 removes the exposed strained semiconductor layer 18. After stripping the patterned photoresist from the structure, anodization and oxidation, as described above, are performed. In some embodiments, the oxide layer 22 not underneath the 25 strained semiconductor layer can be removed exposing the relaxed semiconductor layer 14.

      In yet another embodiment of the present invention, a patterned SSOI substrate, such as illustrated in FIG. 2B, can be formed. This patterned SSOI substrate is formed by first conducting the processing steps of epitaxial growth, 30 anodization and oxidation, and then patterning the structure by lithography and etching. The etching step may be stopped atop a surface of oxide layer 22 providing the structure shown in FIG. 2A, or it can be stopped when a surface of the relaxed semiconductor layer 14 is reached, See FIG. 2B. The etch used

in removing the exposed portions of both layer 18 and 22 can include a single etch step, or multiple etching steps may be employed.

CMOS processing can also be performed on the patterned 5 SSOI substrates as well.

While the present invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made 10 without departing from the scope and the spirit of the present invention. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.

**CLAIMS**

1. A method of fabricating a strained semiconductor-on-insulator (SSOI) substrate comprising the steps of:

5 providing a structure that comprises a substrate, a relaxed semiconductor layer on the substrate, a doped and relaxed semiconductor layer on the relaxed semiconductor layer, and a strained semiconductor layer on the doped and relaxed semiconductor layer, said relaxed semiconductor layer, said

10 doped and relaxed semiconductor layer and said strained semiconductor layer have identical crystallographic orientations;

15 converting the doped and relaxed semiconductor layer underneath the strained semiconductor layer into a buried porous layer; and

annealing the structure including the buried porous layer to provide a strained semiconductor-on-insulator substrate, wherein during said annealing the buried porous layer is converted into a buried oxide layer.

20 2. The method of Claim 1 wherein the providing step includes epitaxial growth of said relaxed semiconductor layer, said doped and relaxed semiconductor layer and said strained semiconductor layer.

3. The method of Claim 2 wherein said epitaxial growth  
25 comprises rapid thermal chemical vapor deposition, low-energy plasma deposition, ultra-high vacuum chemical vapor deposition, atmospheric pressure chemical vapor deposition or molecular beam epitaxy.

4. The method of Claim 1 wherein said substrate is a crystalline semiconductor substrate.
5. The method of Claim 4 wherein said crystalline semiconductor substrate is doped.
- 5 6. The method of Claim 4 wherein said crystalline semiconductor substrate is a Si-containing substrate.
7. The method of Claim 1 wherein said relaxed semiconductor layer comprises a SiGe alloy layer having up to 99 atomic percent Ge.
- 10 8. The method of Claim 1 wherein said relaxed semiconductor layer has a measured degree of relaxation of about 10 % or greater.
9. The method of Claim 1 wherein said relaxed semiconductor layer has a surface region that is metastable and has a defect 15 density of about 1E5 defects/cm<sup>3</sup> or greater.
10. The method of Claim 1 wherein said relaxed semiconductor layer is a graded SiGe alloy layer having a varying content of Ge.
11. The method of Claim 1 wherein said relaxed semiconductor 20 layer is doped.
12. The method of Claim 1 wherein the doped and relaxed semiconductor layer comprises a p-type dopant.
13. The method of Claim 12 wherein said p-type dopant is present in said doped and relaxed semiconductor layer in a 25 concentration from about 1E19 atoms/cm<sup>3</sup> or greater.

14. The method of Claim 1 wherein said doped and relaxed semiconductor layer comprises a Si-containing semiconductor.

15. The method of Claim 14 wherein said Si-containing semiconductor comprises Si or SiGe.

5 16. The method of Claim 1 wherein said doped and relaxed semiconductor layer is an upper region of said relaxed semiconductor layer.

17. The method of Claim 1 wherein said strained semiconductor layer is under a compressive or tensile strain.

10 18. The method of Claim 1 wherein said strained semiconductor layer comprises a Si-containing semiconductor.

19. The method of Claim 18 wherein said Si-containing semiconductor comprises Si or SiGe.

20. The method of Claim 1 wherein said strained semiconductor 15 is a doped layer having a dopant concentration of about 1E15 atoms/cm<sup>3</sup> or greater.

21. The method of Claim 1 wherein said relaxed semiconductor layer, said doped and relaxed semiconductor layer and said strained semiconductor layer have a (100), (110) or (111) 20 crystal orientation.

22. The method of Claim 1 further comprising patterning said strained semiconductor layer prior to said converting step.

23. The method of Claim 1 wherein said converting step comprises an electrolytic anodization process.

24. The method of Claim 23 wherein said electrolytic anodization process is performed in the presence of a HF-containing solution.

25. The method of Claim 23 wherein the electrolytic anodization process is performed using a constant current source operating at a current density from about 0.05 to about 50 milliAmps/cm<sup>2</sup>.

26. The method of Claim 1 wherein the porous semiconductor layer has a porosity of about 0.1 % or greater.

10 27. The method of Claim 1 wherein said annealing is performed in an oxygen-containing ambient that can optionally include an inert gas.

28. The method of Claim 1 wherein said annealing is performed at a temperature of greater than 400°C.

15 29. The method of Claim 1 further comprising a baking step which reduces dopants present in said strained semiconductor-on-insulator substrate.

30. A method of fabricating a strained semiconductor-on-insulator substrate comprising:

20 epitaxially growing a strained semiconductor layer on a surface of an epitaxial doped and relaxed semiconductor layer, said doped and relaxed semiconductor located atop an epitaxial relaxed SiGe template;

25 electrolytically anodizing said doped and relaxed semiconductor layer to convert said doped and relaxed semiconductor layer into a porous layer; and

oxidizing said strained semiconductor layer and said porous layer, whereby said porous layer is converted into a buried oxide layer that is located between said strained semiconductor layer and said relaxed SiGe template.

5 31. A semiconductor structure comprising:

a substrate;

a relaxed semiconductor layer on the substrate;

a high-quality buried oxide layer on the relaxed semiconductor layer; and

10 a strained semiconductor layer on the high-quality buried oxide layer, wherein the relaxed semiconductor layer and the strained semiconductor layer have identical crystallographic orientations.

32. The semiconductor structure of Claim 31 wherein said 15 substrate is a crystalline semiconductor substrate.

33. The semiconductor structure of Claim 32 wherein said crystalline semiconductor substrate is doped.

34. The semiconductor structure of Claim 32 wherein said crystalline semiconductor substrate is a Si-containing 20 substrate.

35. The semiconductor structure of Claim 31 wherein said relaxed semiconductor layer comprises a SiGe alloy layer having up to 99 atomic percent Ge.

36. The semiconductor structure of Claim 31 wherein said 25 relaxed semiconductor layer has a measured degree of relaxation of about 10 % or greater.

37. The semiconductor structure of Claim 31 wherein said relaxed semiconductor layer has a surface region that is metastable and has a defect density of about 1E5 defects/cm<sup>3</sup> or greater.

5 38. The semiconductor structure of Claim 31 wherein said relaxed semiconductor layer is a graded SiGe layer having a varying content of Ge.

39. The semiconductor structure of Claim 31 wherein said relaxed semiconductor layer is doped.

10 40. The semiconductor structure of Claim 31 wherein said strained semiconductor layer is under a compressive or tensile strain.

41. The semiconductor structure of Claim 31 wherein said strained semiconductor layer comprises a Si-containing 15 semiconductor.

42. The semiconductor structure of Claim 41 wherein said Si-containing semiconductor comprises Si or SiGe.

43. The semiconductor structure of Claim 31 wherein said strained semiconductor is a doped layer having a dopant 20 concentration of about 1E15 atoms/cm<sup>3</sup> or greater.

44. The semiconductor structure of Claim 31 wherein said relaxed semiconductor layer and said strained semiconductor layer have a (100), (110) or (111) crystal orientation.

45. The semiconductor structure of Claim 31 wherein said 25 high-quality buried oxide layer has a leakage current of about 1 microAmp or less.

46. The semiconductor structure of Claim 31 wherein said high-quality buried oxide layer has a breakdown field of about 2 Megavolts or greater.

47. The semiconductor structure of Claim 31 wherein said 5 strained semiconductor layer is patterned.

48. The semiconductor structure of Claim 47 wherein said high-quality buried oxide layer is patterned.

49. The semiconductor structure of Claim 31 further comprising at least one complementary metal oxide 10 semiconductor device located on a surface of said strained semiconductor layer.

1/3




FIG. 1A




FIG. 1B

2/3




FIG. 1C




FIG. 1D

3/3




FIG. 2A




FIG. 2B

**INTERNATIONAL SEARCH REPORT**

International Application No  
PCT/EP2005/052424

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H01L21/762 H01L21/20

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	MIZUNO T ET AL: "High performance strained-Si p-MOSFETs on SiGe-on-insulator substrates fabricated by SIMOX technology" INTERNATIONAL ELECTRON DEVICES MEETING 1999. TECHNICAL DIGEST 5-8 DEC. 1999 WASHINGTON, DC, USA, 8 December 1999 (1999-12-08), pages 934-936, XP002339020 International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318) IEEE Piscataway, NJ, USA ISBN: 0-7803-5410-9 the whole document -----	31-48
Y	-----	1-30
X	US 2003/003679 A1 (DOYLE BRIAN S ET AL) 2 January 2003 (2003-01-02) page 1, paragraph 16 – page 2, paragraph 20; figures 2-5 -----	31-49
A	-----	1-30
	-----	-/-

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

° Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*&\* document member of the same patent family

Date of the actual completion of the international search

5 August 2005

Date of mailing of the international search report

16/08/2005

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Hedouin, M

## INTERNATIONAL SEARCH REPORT

International Application No
PCT/EP2005/052424

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 950 094 A (LIN ET AL) 7 September 1999 (1999-09-07) column 3, line 45 – column 3, line 67; figures 3,4 -----	1-30
A	-----	
P, X	WO 2004/073043 A (MASSACHUSETTS INSTITUTE OF TECHNOLOGY; CHENG, ZHIYUAN; FITZGERALD, EUG) 26 August 2004 (2004-08-26) page 9, line 11 – page 10, line 8; figures 10a-10d -----	31-49
A	US 2003/119280 A1 (LEE JUNG-IL ET AL) 26 June 2003 (2003-06-26) the whole document -----	1-49

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International Application No

PCT/EP2005/052424

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 2003003679	A1	02-01-2003	US	2004157402 A1		12-08-2004
US 5950094	A	07-09-1999		NONE		
WO 2004073043	A	26-08-2004	US	2004245571 A1		09-12-2004
			WO	2004073043 A2		26-08-2004
US 2003119280	A1	26-06-2003	KR	2003045936 A		12-06-2003
			JP	2003298031 A		17-10-2003