



- (51) International Patent Classification: Not classified
- (21) International Application Number: PCT/US2016/063107
- (22) International Filing Date: 21 November 2016 (21.11.2016)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 14/947,525 20 November 2015 (20.11.2015) US
- (63) Related by continuation (CON) or continuation-in-part (CIP) to earlier application: US 14/947,525 (CON) Filed on 20 November 2015 (20.11.2015)
- (71) Applicant (for all designated States except DE, US): TEXAS INSTRUMENTS INCORPORATED [US/US]; P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).
- (71) Applicant (for DE, US only): TEXAS INSTRUMENTS DEUTSCHLAND GMBH [DE/DE]; Haggertystrasse 1, 85356 Freising (DE).
- (71) Applicant (for JP only): TEXAS INSTRUMENTS JAPAN LIMITED [JP/JP]; 24-1, Nishi-Shinjuku 6-chome, Shinjuku-ku, Tokyo 160-8366 (JP).
- (72) Inventors: ARNOLD, Matthias; Birkenweg 39, 85406 Zolling (DE). QAIYUM, Asif; Bourdonstrasse 1, 85354 Freising (DE).
- (74) Agents: DAVIS, Michael, A., Jr. et al.; Texas Instruments Incorporated, P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: BANDGAP REFERENCE CIRCUIT WITH CURVATURE COMPENSATION




FIG. 3

(57) Abstract: In described examples of a bandgap reference circuit (20) with curvature compensation, the circuit (20) includes a first current mirror (25) that mirrors a current (I_c) conducted by a bandgap reference (VBG). A difference between gate-to-source voltages in two legs provides a first mirrored current (I_x) with non-linear temperature stability. The first mirrored current (I_x) is mirrored by a second current mirror (35) in which mirror transistors (34a, 34b) have differing gate-to-source voltages, with current from the second current mirror (35) coupled to the bandgap reference (VBG) to compensate for curvature in a CTAT current over temperature.

**Declarations under Rule 4.17:**

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*
- *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))*

Published:

- *without international search report and to be republished upon receipt of that report (Rule 48.2(g))*

BANDGAP REFERENCE CIRCUIT WITH CURVATURE COMPENSATION

[0001] This relates generally to voltage and current reference circuits, and more particularly to curvature compensation in reference circuits of the bandgap reference type.

BACKGROUND

[0002] Powerful computational and operation functionality provided by modern integrated circuits has enabled the more widespread distribution of computing power in larger-scale systems. One example of such distributed electronic functionality is the so-called “Internet of Things” (IoT), which contemplates widespread deployment of electronic devices as sensors and controllers, with networked communications among those devices. Modern smartphones and wearables also deploy computational and operational functionality into a large number of distributed nodes. Implantable medical devices constitute another type of distributed functionality. Many of these applications necessitate the use of batteries or energy scavenging devices to power the integrated circuits. Accordingly, many modern integrated circuits are called upon to be “power-aware,” designed to consume minimal power during operation and standby.

[0003] Voltage and current reference circuits are important functions in a wide range of modern analog, digital and mixed-signal integrated circuits, in order to optimize the performance of such circuits as operational amplifiers, comparators, analog-to-digital and digital-to-analog converters, oscillators, phase-locked loops and other clock circuits. This optimization is especially important for power-aware applications in which power consumption can be a dominating factor in circuit and system design. Voltage and current reference circuits ideally generate their reference levels in a manner that are stable over variations in process parameters, power supply voltage levels, and operating temperature.

[0004] FIG. 1 illustrates “bandgap” reference circuit 10, constructed in a conventional manner. In this example, p-channel metal-oxide-semiconductor (PMOS) transistor 6p, with its source at the V_{dd} power supply voltage, serves as a current source to two bipolar transistor branches to which its drain is connected through resistor 7. One branch is formed by resistor 9a connected

between resistor 7 and the emitter of p-n-p transistor 8a, while the other branch is formed by resistor 9b connected between resistor 7 and resistor 11, which in turn is connected to the emitter of p-n-p transistor 8b. Typically, transistor 8b will have an emitter area that is some multiple N:1 of the emitter area of transistor 8a, so that the currents conducted by the two transistors are similarly ratioed. The bases and collectors of transistors 8a, 8b are connected to the Vss reference level. This construction of reference circuit 10 is common in complementary metal-oxide-semiconductor (CMOS) integrated circuits, as bipolar p-n-p transistors 8a, 8b are typically present as parasitic devices in the CMOS structure. In this conventional arrangement, the emitter of transistor 8a is connected to one input of amplifier 15, while the other input of amplifier 15 is connected to the node between resistors 9b and 11. The output AMPOUT of amplifier 15 is connected to the gate of transistor 6p.

[0005] According to this construction, the output voltage AMPOUT from amplifier 15 is based on one parameter that varies in a manner complementary to absolute temperature (CTAT) combined with another parameter that varies proportionally with temperature (PTAT). The CTAT parameter in this circuit is the base-emitter voltage of transistor 8a, and the PTAT parameter is the difference in the base-emitter voltages of transistors 8a, 8b, which is reflected as the voltage drop across resistor 11. The sum of these two voltages is thus constant over variations in temperature, at least to a first approximation, and appears at the drain of transistor 6p as output voltage VBG. This output voltage VBG is typically at about the bandgap voltage of the semiconductor (e.g., 1.2 volts for silicon), and accordingly reference circuit 10 is commonly referred to as a “bandgap reference circuit.” Additional transistors (not shown) are typically mirrored with PMOS transistor 6p to establish and provide output currents that are similarly stable over variations in temperature. Reference circuit 10 can be made “self-biased” by biasing amplifier 15 with a copy of the current conducted by transistor 6p, in which case the circuit will be relatively insensitive to variations in the Vdd power supply voltage.

[0006] However, the base-emitter voltages of bipolar transistors 8a, 8b are not exactly linear over temperature because of non-linear temperature behavior in the bipolar junction transistor (BJT) saturation current. The combination of the CTAT base-emitter voltage with the PTAT difference in base-emitter voltages is thus often insufficient to attain the desired temperature stability of the reference voltage. This variation of base-emitter voltage (Vbe) over temperature is generally referred to as the “curvature” of Vbe, referring to the curve in the Vbe versus

temperature characteristic from the linearly CTAT ideal.

[0007] FIG. 2 illustrates a simplified schematic of reference circuit 10' including curvature compensation according to one conventional technique. Reference circuit 10' is constructed similarly as reference circuit 10 described above in connection with FIG. 1, but with n-channel MOS (NMOS) transistor 6n in place of PMOS transistor 6p. In this conventional reference circuit 10', curvature compensation is provided by resistor 13, which is formed in an n-type well in the integrated circuit. In contrast, resistors 9a, 9b, 11 are typically formed in polycrystalline silicon. Because of its formation in an n-well, resistor 13 will exhibit a non-linear temperature coefficient, and thus the collector currents will develop a non-linear voltage across resistor 13. The non-linearity of this voltage drop across resistor 13 tends to compensate for the non-linearity of V_{be} over temperature. While this curvature compensation is relatively easy to design and implement, without requiring significant modifications to existing circuits, the n-well realization of resistor 13 introduces additional process sensitivity, specifically sensitivity to variations in n-well sheet resistance, which is a difficult parameter to control over typical process windows. This approach to curvature compensation is thus typically less robust than required for good yield and performance.

[0008] Another conventional approach for curvature compensation involves the introduction of a non-linear bias current to cancel out the non-linearity of V_{be} over temperature. Filanovsky et al., "BiCMOS Cascaded Bandgap Voltage Reference," IEEE 39th Midwest symposium on Circuits and Systems, Vol. 2 (IEEE, 1996), pp.943–946 describes this approach as carried out by a translinear current polynomial circuit to produce a current that is PTAT to the third degree (i.e., proportional to T^3), and a current that is PTAT to the fourth degree. These currents are added with the collector current in the reference circuit to compensate for non-linearities. However, this approach necessitates the formation of cascaded bipolar transistors, and therefore is not conducive to implementation in CMOS technologies (in which the collectors of parasitic bipolar devices are all connected to the substrate).

[0009] Another approach to curvature compensation is described in Patent No. U.S. 6,255,807, incorporated herein by reference. According to this technique, an additional amplifier gain stage is added to the reference circuit, and adds non-linearity into the feedback loop. This technique provides good curvature compensation, but the additional amplifier stage requires significant chip area to implement and consumes additional power that renders it less than optimal for

power-aware applications.

[0010] As further background, Patent No. U.S. 9,104,217, issued August 11, 2015, commonly assigned herewith and incorporated herein by reference, describes a reference circuit with curvature compensation implemented by a translinear circuit that draws a non-linear current from the bipolar collector currents, and that can be realized by MOS transistors.

SUMMARY

[0011] In described examples, a reference circuit with curvature compensation can be implemented by nested current mirrors. The first current mirror includes a first resistor that biases the gate-to-source voltage of a current control transistor in the bandgap reference core differently from that of a mirror transistor. The current conducted by the mirror transistor is forwarded to a reference transistor in the second current mirror, which is biased to have a gate-to-source voltage different from that of a second mirror transistor. This second mirror transistor draws a translinear current from the bandgap reference core, which varies non-linearly with temperature to provide the desired curvature compensation.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] FIG. 1 (prior art) is an electrical diagram, in schematic form, of a conventional bandgap reference circuit.

[0013] FIG. 2 (prior art) is an electrical diagram, in schematic form, of another conventional bandgap reference circuit.

[0014] FIG. 3 is an electrical diagram, in schematic form, of a bandgap reference circuit with curvature compensation according to an embodiment.

[0015] FIGS. 4a through 4c are plots of current, slope and bandgap voltage, respectively, over temperature as exhibited by the circuit of FIG. 3 according to that embodiment.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

[0016] In this description, examples provide an efficient circuit to implement curvature compensation for a bandgap reference circuit implemented in complementary metal-oxide-semiconductor (CMOS) technology. Also, described examples provide such a circuit that is robust to variations in manufacturing process parameters. Further, described examples provide such a circuit that consumes relatively little power and as such is suitable for use in power-aware applications. Moreover, described examples provide such a circuit that accomplishes curvature correction with excellent power supply rejection and temperature drift

stability.

[0017] The one or more embodiments described in this specification are implemented into a bandgap reference circuit realized by a complementary metal-oxide-semiconductor (CMOS) technology, as such implementation is particularly advantageous in that context. However, example embodiments may be beneficially applied to other applications, such as integrated circuits constructed by a bipolar-CMOS (BiCMOS) technology.

[0018] FIG. 3 illustrates the construction of reference circuit 20 according to an embodiment. As will be described in this specification, reference circuit 20 includes compensation for non-linearity in the temperature behavior of a typical bandgap reference circuit construction.

[0019] According to this embodiment, reference circuit 20 includes a conventional bandgap reference circuit core that is generally similar to the circuits described above relative to FIGS. 1 and 2. More specifically, this conventional bandgap core includes a pair of p-n-p bipolar transistors 28a, 28b, each with its collector at ground; the bases of transistors 28a, 28b are coupled to ground via (optional) resistors 27a, 27b, respectively. Typically, the emitter area of transistor 28b will be larger than that of transistor 28a by some multiple (e.g., on the order of 20). Because the collectors of transistors 28a, 28b are both at ground, reference circuit 20 according to this embodiment is suitable for implementation in a CMOS integrated circuit by realizing transistors 28a, 28b by parasitic p-n-p structures, in which the collector node is naturally at the substrate (i.e., at V_{ss} for the CMOS devices). If included, resistors 27a, 27b may be polysilicon or n-well resistors. Transistors 28a, 28b thus provide a pair of parallel connected circuit branches in reference circuit 20.

[0020] Amplifier 35 in this embodiment is a differential operational transconductance amplifier (OTA), and has an input coupled to each of the two circuit branches. The positive (non-inverting) input of amplifier 35 is connected to the emitter of transistor 28a in one circuit branch, and the negative (inverting) input of amplifier 35 is connected to the emitter of transistors 28b via polysilicon resistor 31 in the other branch. Polysilicon resistors 29a, 29b couple these amplifier input nodes in the respective circuit branches together at a node that will be referred to in this specification as common node CN, as shown in FIG. 3.

[0021] P-channel MOS (PMOS) transistor 26p has its drain coupled to common node CN via polysilicon resistor 27. The gate of transistor 26p receives the level AMPOUT from the output of amplifier 35, and the source of transistor 26p is biased to the V_{dd} power supply through

polysilicon resistor 30 according to this embodiment. Transistor 26p thus controls the sum of the current in the two circuit branches (i.e., conducted by transistors 28a, 28b) in response to the voltage AMPOUT produced by amplifier 35. As shown in FIG. 3, a bandgap reference voltage VBG can be taken at the drain node of transistor 26p.

[0022] In reference circuit 20 according to this embodiment, compensation for non-linear variations in the base-emitter voltages of transistors 28a, 28b is implemented by nested current mirrors 25, 35. Current mirror 25 operates to mirror the current I_C conducted by transistor 26p, that current I_C being the sum of the currents in the bipolar transistor branches, to produce mirror current I_X conducted by mirror transistor 32p. In the embodiment of FIG. 3, mirror transistor 32p is a PMOS transistor with its source at the V_{dd} power supply and its gate connected to the gate of transistor 26p. The strength (e.g., width-to-length ratio) of transistor 32p may be a multiple of that of transistor 26p, if desired, in which case current I_X will be a corresponding multiple of current I_C . However, resistor 30 in current mirror 25 results in the gate-to-source voltage V_{gs} of transistor 26p differing from that of mirror transistor 32p, by the voltage drop across resistor 30. Similarly, a resistor may also be present between the source of transistor 32p and the V_{dd} power supply, so long as it has a different resistance than that of resistor 30 to establish a differential in the gate-to-source voltages of transistors 26p and 32p. As will be discussed below, this differential in gate-to-source voltages assists the curvature compensation attained in reference circuit 20.

[0023] Current I_X is communicated to second current mirror 35 in this embodiment. Specifically, the drain of PMOS transistor 26p is connected to the drain and gate of n-channel MOS (NMOS) transistor 34a; the source of NMOS transistor 34a is coupled to ground (i.e., the V_{ss} voltage) by polysilicon resistor 36. Current mirror 35 also includes mirror transistor 34b, which is an NMOS transistor with its source at V_{ss} , its gate connected to the gate and drain of transistor 34a, and its drain connected to common node CN. If desired, the width-to-length ratio of NMOS mirror transistor 34b may be a multiple of that of transistor 34a. The current I_X conducted by transistor 34a is thus mirrored as current I_{PTATn} conducted by transistor 34b, at a multiple corresponding to the relative width-to-length of transistors 34a, 34b. Similarly as in current mirror 25, the gate to source voltage of transistor 34a differs from that of transistor 36a, specifically by the voltage drop across resistor 36. As will be discussed below, this differential in gate-to-source voltages assists in providing curvature compensation for reference circuit 20.

[0024] The particular construction of reference circuit 20 may vary from that described above and illustrated in FIG. 3. For example, a different type of amplifier than a differential OTA may be used to realize amplifier 35, or different transistor types (e.g., n-p-n bipolar, or specifically fabricated devices rather than parasitic structures) may be used instead of the parasitic p-n-p structures for transistors 28a, 28b. Also, ancillary circuits may be implemented in combination with reference circuit 20 as shown in FIG. 3. For example, one or more output transistors or complementary transistor pairs may be coupled to reference circuit 20, such as additional current mirrors with transistor 26p, to drive output reference currents based on the same bandgap operation. Also, a startup circuit may be provided to ensure that reference circuit 20 powers up at the desired operating point; our copending application S.N. 14/854,600, filed September 15, 2015, commonly assigned herewith and incorporated herein by reference, describes examples of a startup circuit suitable for use with reference circuit 20.

[0025] The bandgap reference core of reference circuit 20 operates in the conventional manner for self-biased circuits of this type, with the circuit branches of bipolar transistors 28a, 28b dividing the current I_C conducted by transistor 26p according to their relative device strengths and series resistances. Amplifier 35 operates to control the voltage AMOUT at the gate of transistor 26p, and thus the level of this current I_C . Specifically, the voltage level AMOUT at the output of amplifier 35 is based on the combination of a CTAT (complementary to absolute temperature) voltage, namely the base-emitter voltage of transistor 28a, and a PTAT (proportionally to absolute temperature) voltage, namely the voltage drop across resistor 31 corresponding to the difference in base-emitter voltages of transistors 28a and 28b. Because these voltages vary over in temperature in opposition with one another, this combination is relatively insensitive to temperature, at least to a first order approximation. However, non-linearity in the variation of bipolar saturation current with temperature is reflected in curvature of the CTAT voltage of base-emitter voltage of transistor 28a from its linear ideal. Nested current mirrors 25, 35 compensate for this curvature, as will now be described.

[0026] As described above, resistor 30 in current mirror 25 causes the gate-to-source voltage V_{gs} of PMOS transistor 26p to differ from that of PMOS mirror transistor 32p. More specifically, the gate-to-source voltage V_{gs32} of mirror transistor 32p, in terms of the gate-to-source voltage V_{gs26} of current control transistor 26p, is:

$$V_{gs32} = V_{gs26} + I_C \cdot R_{30}$$

where R_{30} is the resistance of resistor 30, and the current I_X conducted by mirror transistor 32p being:

$$I_X \sim m \cdot (V_{gs26} + (I_C \cdot R_{30}) - V_{T32})^2$$

where m is the scaling ratio (*e.g.*, ratio of the W/L ratios) of mirror transistor 32p relative to transistor 26p, and V_{T32} is the threshold voltage of transistor 32p. This difference in gate-to-source voltage between transistors 26p and 32p results in distortion in the variation of the mirrored current I_X over temperature relative to the temperature variation of current I_C on which it is based. This distortion is illustrated in FIG. 4a, which illustrates the curvature of current I_X over temperature for an example of reference circuit 20. FIG. 4b plots the slope of the I_X vs. temperature plot over the same temperature range, which more plainly shows the non-linearity of mirrored current I_X over temperature (an exactly linear temperature variation would appear as a horizontal line in FIG. 4b).

[0027] Current mirror 35 operates in a similar fashion to further distort the temperature behavior in mirrored current IPTATn as compared with mirrored current I_X . If the transistor strength (W/L ratio) of transistor 34b is ratioed relative to that of transistor 34a, current IPTATn will be similarly ratioed relative to current I_X . As described above, the gate-to-source voltage V_{gs34b} of mirror transistor 34b differs from the gate-to-source voltage V_{gs34a} of reference transistor 34a that conducts current I_X :

$$V_{gs34b} = V_{gs34a} + I_X \cdot R_{36}$$

where R_{36} is the resistance of resistor 36 connected between the source of reference transistor 34a and ground in the embodiment of FIG. 3. The relationship of current I_{PTAT}^n to the gate-to-source voltage V_{gs34b} will depend on the bias at transistor 34b. Specifically, if transistor 34b is in weak inversion, current I_{PTAT}^n will depend exponentially on the gate-to-source voltage V_{gs34b} , and if transistor 34b is in strong inversion, current I_{PTAT}^n will depend on the gate-to-source voltage V_{gs34b} according to a square law; biasing transistor 34b at a point near the boundary of those regions will result in a dependence somewhere between the two. Reference circuit 20 is configurable, so that transistor 34b is biased at the desired point to obtain a desired current-voltage relationship.

[0028] In any case, the difference in gate-to-source voltage between transistors 34a and 34b distorts the temperature variation of the mirrored current IPTATn over temperature relative to the temperature variation of current I_X , which itself exhibits a distorted temperature variation

relative to reference current I_C in the bandgap core. As a result, the temperature variation of mirrored current I_{PTATn} is even more distorted from linear than is current I_X , as shown by its stronger curvature in the current-temperature plane as shown in FIG. 4a. This additional distortion is more dramatically illustrated in FIG. 4b, which shows that the rate of change of the temperature variation of mirrored current I_{PTATn} is steeper than that of current I_X , for an example of reference circuit 20.

[0029] As described above and as shown in FIG. 3, mirrored current I_{PTATn} is a translinear current that is drawn from common node CN, and thus from the sum of the currents conducted by the circuit branches of bipolar transistors 28a, 28b. The non-linearity of this mirrored current I_{PTATn} with temperature is essentially an n th power PTAT relationship with temperature, as indicated by the nomenclature I_{PTATn} . The specific power n of this relationship will depend on the bias point of transistor 34b (i.e., weak inversion, strong inversion, or somewhere in between). The appropriate bias is applicable to obtain the desired value of this exponent n , so that mirrored current I_{PTATn} will compensate for the curvature in the CTAT behavior of current I_C due to the nonlinearity of base-emitter voltage with temperature in the bipolar branches of reference circuit 20. Adjustment of current I_C by this current I_{PTATn} will stabilize, over temperature variations, the reference voltages and currents established by reference circuit 20.

[0030] In particular, improved stability of output bandgap voltage V_{BG} over temperature will be attained by reference circuit 20 according to this embodiment. The curvature in the CTAT current due to base-emitter voltage nonlinearity over temperature typically appears as a parabolic relationship of the output bandgap voltage with temperature. In contrast, the output bandgap voltage V_{BG} of reference circuit 20, compensated according to this embodiment, will exhibit second order correction behavior over temperature, such as illustrated by example in FIG. 4c. This second order correction behavior is a signature of curvature compensation. The overall variation in output bandgap voltage V_{BG} of reference circuit 20 according to this embodiment will typically be very small, such as on the order of 5 mV or less.

[0031] Variations and alternatives to the implementation of reference circuit shown in FIG. 3 are possible. One such variation is the addition of one or more additional translinear stages, such as in the form of additional mismatched current mirrors, that contribute in the establishment of current I_{PTATn} . With reference to FIG. 3, an additional current mirror would include another instance of PMOS transistor 32p, similarly with its gate receiving the output of amplifier 35 on

line AMPOUT and its source biased from the Vdd power supply voltage to have a different gate-to-source voltage than transistor 26p; the current conducted by this parallel PMOS transistor would be applied to another instance of current mirror 35, so as to draw an additional component of current IPTATn from common node CN.

[0032] The implementation of curvature correction for a voltage reference circuit according to these embodiments provides important benefits and advantages. One such advantage provided by this approach is its provision of a translinear current mode circuit (e.g., current mirrors 25, 35) into the reference circuit, so as to be self-biased. More specifically, no external bias current is required in reference circuit 20 of FIG. 3 to establish the compensating mirrored current IPTATn. Accordingly, variations in current IC in the main leg of reference circuit 20 due to variations in power supply voltage or manufacturing process parameters will be reflected in mirrored currents IX and IPTATn. This self-biasing improves the power supply rejection of these embodiments from previous curvature compensation techniques in which variations of the applied bias current with power supply voltage is independent of the current IC being regulated.

[0033] Also, curvature compensation according to these embodiments may be implemented in a simple and efficient manner. Implementation of the additional current mirrors in this arrangement requires a relatively small number of additional transistors and other devices, and as such can be realized efficiently from the standpoint of chip area. This construction also permits application of curvature correction in a wide range of self-biased bandgap reference circuit designs. Also, variations in transistor parameters or polysilicon sheet resistance in the bandgap circuit core will be tracked in devices in the nested current mirrors, resulting in a reference circuit design that is quite robust over variations in temperature, process parameters, and power supply voltage, with good temperature drift stability. Furthermore, the additional power consumed by the curvature compensation function according to these embodiments is extremely low, enabling this approach to be used in power-aware applications.

[0034] Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.

CLAIMS

What is claimed is:

1. A reference circuit, comprising:

a first circuit branch comprising a bipolar transistor and a resistor connected in series with a conduction path of the bipolar transistor between a common node and a ground voltage;

a second circuit branch comprising a bipolar transistor and a pair of resistors connected in series with a conduction path of the bipolar transistor between the common node and the ground voltage;

a current control transistor having a conduction path and a gate;

a first resistor connected to the common node and in series with the conduction path of the current control transistor;

an amplifier having inputs coupled to nodes in the first and second circuit branches, and an output coupled to the gate of the current control transistor;

a first current mirror comprising: a first mirror transistor, having a gate coupled to the output of the amplifier and the gate of the current control transistor, and having a conduction path connected on one side to the power supply voltage so that the first mirror transistor has a gate-to-source voltage different from that of the current control transistor; and

a second current mirror comprising: a reference transistor having a gate and drain connected together and to another side of the conduction path of the first mirror transistor, and having a source; and a second mirror transistor having a drain connected to the common node, a gate connected to the gate and drain of the reference transistor, and a source connected to the ground voltage so that the second mirror transistor has a gate-to-source voltage different from that of the reference transistor.

2. The circuit of claim 1, wherein the first current mirror further comprises:

a second resistor connected between the conduction path of the current control transistor and a power supply voltage, the second resistor establishing the gate-to-source voltage at the current control transistor as different from that of the first mirror transistor.

3. The circuit of claim 2, wherein the second current mirror further comprises:

a third resistor connected between the source of the reference transistor and the ground voltage, the second resistor establishing the gate-to-source voltage at the reference transistor as different from that of the second mirror transistor.

4. The circuit of claim 2, wherein the current mirror further comprises:

a fourth resistor connected between the conduction path of the first mirror transistor and the power supply voltage, the fourth resistor having a resistance different from that of the first transistor to establish the gate-to-source voltage of the first mirror transistor as different from that of the current control transistor.

5. The circuit of claim 1, wherein the current control transistor and the first mirror transistor are each p-channel metal-oxide-semiconductor transistors.

6. The circuit of claim 5, wherein the reference transistor and the second mirror transistor are each n-channel metal-oxide-semiconductor transistors.

7. The circuit of claim 1, wherein one input of the amplifier is connected to a node between the conduction path of the bipolar transistor and the resistor in the first circuit branch, and wherein another input of the amplifier is connected to a node between the pair of resistors in the second circuit branch.

8. The circuit of claim 1, further comprising:

a third current mirror comprising: a third mirror transistor, having a gate coupled to the output of the amplifier and the gate of the current control transistor, and having a conduction path connected on one side to the power supply voltage so that the third mirror transistor has a gate-to-source voltage different from that of the current control transistor; and

a fourth current mirror comprising: a reference transistor having a gate and drain connected together and to another side of the conduction path of the first mirror transistor, and having a source; a fourth mirror transistor having a drain connected to the common node, a gate connected to the gate and drain of the reference transistor, and a source connected to the ground voltage so that the fourth mirror transistor has a gate-to-source voltage different from that of the reference transistor; and a fifth resistor connected between the source of the reference transistor and the ground voltage, the fifth resistor establishing the gate-to-source voltage at the reference transistor as different from that of the fourth mirror transistor.

9. A method of generating a reference voltage, comprising:

conducting a first current through a current control transistor;
splitting the first current at a common node between first and second circuit branches, each including a bipolar transistor;

controlling a gate voltage of the current control transistor responsive to voltages at

respective nodes in the first and second circuit branches;

biasing a first mirror transistor to have a different gate-to-source voltage than the current control transistor, the first mirror transistor having a gate connected to the gate of the current control transistor to produce a first mirror current; and

biasing a reference transistor and a second mirror transistor to have different gate-to-source voltages from one another, the reference transistor and second mirror transistor having gates connected to one another, the reference transistor having a source-drain path connected to receive the first mirror current, and the second mirror transistor having a source-drain path connected to the common node.

10. The method of claim 9, wherein the step of biasing the first mirror transistor comprises conducting the first current through a resistor connected between the source of the current control transistor and a power supply voltage; wherein the source of the first mirror transistor is connected to the power supply voltage.

11. The method of claim 9, wherein the step of biasing the reference transistor and the second mirror transistor comprises conducting the first mirror current through a resistor connected between the source of the reference transistor and a ground voltage; wherein the source of the second mirror transistor is connected to the ground voltage.

12. The method of claim 9, further comprising:

obtaining a bandgap reference voltage at a drain node of the current control transistor.

13. The method of claim 9, wherein the current control transistor and the first mirror transistor are each p-channel metal-oxide-semiconductor transistors, and wherein the reference transistor and the second mirror transistor are each n-channel metal-oxide-semiconductor transistors.

1/3




FIG. 1
(PRIOR ART)





FIG. 2
(PRIOR ART)






FIG. 4a




FIG. 4b




FIG. 4c