(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau





(10) International Publication Number WO 2016/120400 A1

(43) International Publication Date 4 August 2016 (04.08.2016)

(21) International Application Number:

PCT/EP2016/051830

(22) International Filing Date:

28 January 2016 (28.01.2016)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

62/110,358 30 January 2015 (30.01.2015)

US

- (71) Applicants: OSRAM OPTO SEMICONDUCTORS GMBH [DE/DE]; Leibnizstr. 4, 93055 Regensburg (DE). X-CELEPRINT LIMITED [IE/IE]; Lee Maltings, Dyke Parade, Cork (IE).
- (72) Inventors: MEITL, Matthew; 5100 Carolwood Lane, Durham, North Carolina 27713 (US). BOWER, Christopher; 728 Richmond Street, Raleigh, North Carolina 27609 (US). VARGHESE, Tansen; Jakobstr. 6, 93047 Regensburg (DE).
- (74) Agent: EPPING HERMANN FISCHER PATENTAN-WALTSGESELLSCHAFT MBH; Schloßschmidstr. 5, 80639 München (DE).


- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: METHOD FOR PRODUCING A SEMICONDUCTOR COMPONENT AND SEMICONDUCTOR COMPONENT

FIG 8A



(57) Abstract: A method for producing a plurality of semiconductor components is provided, wherein a semiconductor layer sequence having a first semiconductor layer, a second semiconductor layer and an active region is applied on a substrate. A contact structure is formed for electrically contacting the first semiconductor layer and the second semiconductor layer. The semiconductor layer sequence is structured into a plurality of semiconductor bodies by forming at least one trench separating the semiconductor bodies. An insulating layer is formed to cover the trench and vertical surfaces of the semiconductor bodies. A plurality of tethers is formed by structuring the insulating layer in regions covering the trench. The substrate is locally detached from the semiconductor bodies, wherein the tethers remain attached to the substrate. At least one semiconductor body is selectively picked up by separating the tethers from the substrate. Moreover, a semiconductor component produced by said method is provided.





Description

Method for producing a semiconductor component and semiconductor component

The invention relates to a method for producing a semiconductor component and to a semiconductor component.

Area lighting using LEDs necessitates a large number of small LEDs to be die bonded on a carrier. This is time-consuming and expensive when using standard methods for producing the LEDs and using standard die bonding techniques.

It is an object of the invention to specify a particularly

flexible method for producing a semiconductor component or a

plurality of semiconductor components, and furthermore to

specify a semiconductor component which can be produced in a

simplified and cost-effective manner.

20 This object is achieved by means of the subject-matter of the independent patent claims. The dependent patent claims relate to further configurations and developments.

According to at least one embodiment of a method for

producing a semiconductor component or a plurality of
semiconductor components, a substrate is provided. The
substrate can be patterned or flat. For example the substrate
is radiation-transmissive, in particular transparent. The
substrate is, for example, a growth substrate, which may in
this case consist inter alia of sapphire or silicon or
contain sapphire or silicon.

According to at least one embodiment of the method for producing the semiconductor component, a semiconductor layer

sequence having a first semiconductor layer, a second semiconductor layer and an active region is applied, for instance is grown epitaxially, onto the substrate.

5 The semiconductor layer sequence comprises a first main surface facing the substrate and a second main surface facing away from the substrate. The first main surface, for example, faces a surface of the substrate. The surface of the substrate may be patterned, so that the first main surface is 10 also patterned. In particular, the first main surface reproduces a patterned surface of the substrate facing the semiconductor layer sequence. The first and second main surfaces in particular delimit the semiconductor layer sequence in a vertical direction. A vertical direction is 15 understood to mean a direction which is directed transversely, for instance perpendicularly, to a main extension plane of the active region. A lateral direction extends in parallel to the main extension plane of the active region. In particular, the lateral direction and the vertical 20 direction are perpendicular to each other.

For example, the first semiconductor layer is formed as an n-conductive layer and the second semiconductor layer is formed as a p-conductive layer, or vice versa. The active region is disposed for instance between the first semiconductor layer and the second semiconductor layer. In particular, the active region is a pn-junction zone which is provided for generating or detecting electromagnetic radiation during the operation of the semiconductor component.

30

25

The semiconductor layer sequence is based, for example, on a III-V compound semiconductor material, which comprises at least one element from main group III, such as for example

Al, Ga, In, and one element from main group five, such as for example N, P, As. In particular, the term "III-V compound semiconductor material" encompasses the group of binary, ternary and quaternary compounds, which contain at least one element from main group III and at least one element from main group five, for example nitride and phosphide compound semiconductors. N-conductive and p-conductive layers may respectively be produced by appropriate doping of the semiconductor material. The semiconductor layer sequence may also be based on a II-VI compound semiconductor material.

5

10

15

20

25

30

According to at least one embodiment of the method, a contact structure comprising at least a first contact area, a second contact area and a via is formed on the side of the second main surface. The via is electrically connected for instance to the first contact area. For electrically contacting the first semiconductor layer, the via may extend from the second main surface throughout the second semiconductor layer and the active region into the first semiconductor layer. It is also possible that the via also extends throughout the first semiconductor layer. The second contact area is electrically connected for instance to the second semiconductor layer.

According to at least one embodiment of the method, the semiconductor layer sequence is structured into a plurality of semiconductor bodies. The semiconductor layer sequence may be divided into a plurality of semiconductor bodies for example by forming at least one or a plurality of trenches separating the semiconductor bodies in the lateral direction.

Structuring the semiconductor layer sequence may proceed for example by means of an etching and/or a laser separation method, so that at least one mesa trench or a plurality of

trenches are formed. The trench may extend from the second main surface, remote from the substrate, of the semiconductor layer sequence as far as into the first semiconductor layer or as far as the substrate or as far as into the substrate. The trench may be formed such that a bottom surface of the trench is formed by surfaces of the first semiconductor layer and/or of the substrate. After structuring the semiconductor layer sequence, the semiconductor bodies are in particular electrically insulated from one another.

10

15

5

According to at least one embodiment of the method, an insulating layer is applied onto the structured semiconductor layer sequence, wherein the insulating layer covers the trench or the plurality of trenches and vertical surfaces of the semiconductor bodies. The insulating layer can be a dielectric layer which contains for instance silicon such as silicon oxide or silicon nitride. The insulating layer can be applied to the semiconductor bodies for example by sputtering or coating such as chemical or physical vapor deposition.

20

25

According to at least one embodiment of the method, a plurality of tethers are formed by structuring the insulating layer in the region covering the trench. In particular, the tethers are formed within the trench or trenches. In this case the tethers are arranged laterally from the active regions of the semiconductor bodies in plan view.

According to at least one embodiment of the method, the substrate is locally detached from the semiconductor bodies.

30 Locally detaching the substrate from the semiconductor bodies means that the substrate then is free of a direct physical contact to the semiconductor bodies in particular at least in regions covered by the active regions or the first

semiconductor layers of the semiconductor bodies. The semiconductor bodies, however, may be still connected to the substrate indirectly for example by means of the tethers arranged sideways from the semiconductor bodies.

5

10

15

2.0

25

The local detachment of the substrate may proceed after the forming of the tethers. During and after the step of locally detaching the substrate from the semiconductor bodies, the tethers are in particular attached directly or indirectly to the substrate. In this case, the semiconductor bodies may be held in place at least during the step of locally detaching the substrate. After the step of locally detaching the substrate from the semiconductor bodies, the substrate is detached from the semiconductor bodies and/or from the semiconductor layer sequence in particular at least in regions which are covered by the active regions of the semiconductor bodies. The substrate, however, is preferably attached to the tethers and/or to portions of the first semiconductor layer covered by the tethers. In this case, the semiconductor bodies are connected to the substrate preferably only indirectly by means of the tethers. Detaching the substrate from the semiconductor bodies may proceed, for example, by means of an etching method or of a laser lift-off method. Using a laser lift-off method, radiation is introduced for example throughout the substrate, so that a separation zone may be decomposed and the semiconductor bodies can be detached from the substrate.

According to at least one embodiment of the method, at least one semiconductor body having one first semiconductor layer, one second semiconductor layer and one active region together with one associated contact structure is selectively picked out by separating the tethers from the substrate. Separating

the tethers from the substrate may be performed by mechanically breaking the tethers or by releasing or dissolving the tethers from the substrate. The at least one semiconductor body may be then separated completely from the substrate and transferred to a carrier, such as an interposer or a final board. The semiconductor body, which is mechanically connected to the substrate in particular only by means of the tethers, may be selectively removed by a stamp attached to the semiconductor body on the side of its second main surface. By lifting away the semiconductor body from the substrate, the tethers attaching the semiconductor body to the substrate can be mechanically broken or released, so that the semiconductor body is separated completely from the substrate. It is also possible that a plurality of the semiconductor bodies are selectively removed simultaneously or one after another from the substrate.

5

10

15

20

25

30

In accordance with at least one embodiment of a method for producing a plurality of semiconductor components each having a semiconductor body, a semiconductor layer sequence is applied on a substrate, wherein the semiconductor layer sequence comprises a first semiconductor layer, a second semiconductor layer and an active region being disposed between the first and the second semiconductor layers. A contact structure is formed for electrically contacting the first semiconductor layer and the second semiconductor layer. For electrically contacting the first semiconductor layer, by way of example, the contact structure comprises at least one via or a plurality of vias extending throughout the second semiconductor layer and the active region. The semiconductor layer sequence is structured into a plurality of semiconductor bodies by forming at least one trench or a plurality of trenches separating the semiconductor bodies. An

insulating layer is applied onto the semiconductor layer sequence to cover the trench or the plurality of trenches and vertical surfaces of the semiconductor bodies. In a next step, a plurality of tethers are formed by structuring the insulating layer in regions covering the trench or the plurality of trenches. After forming the tethers, the substrate is locally detached from the semiconductor bodies, while the tethers remain attached to the substrate. Each individual semiconductor body or a plurality of the semiconductor bodies may then be selectively picked up from the substrate by separating the tethers from the substrate, wherein the semiconductor body comprises one first semiconductor layer, one second semiconductor layer and one active region together with one associated contact structure.

15

20

25

10

5

Using the tethers' binding to the growth substrate, wherein the tethers connected to the semiconductor bodies are formed after forming a plurality of trenches separating or isolating the semiconductor bodies from each other, each individual semiconductor body may be held in place by the tethers during the step of locally detaching the substrate from the semiconductor bodies. In a subsequent step, the semiconductor bodies may be selectively picked up, for example by a stamp, by breaking or releasing the tethers from the substrate. The semiconductor bodies can be transferred one after the other or in a large number simultaneously to a carrier, such as an interposer or a final board.

According to at least one embodiment of the method, the semiconductor body or a plurality of semiconductor bodies are printed in a downward emitting configuration on a transparent carrier. A downward emitting configuration means that the semiconductor body is arranged on the carrier in such a way

5

25

30

that its radiation passage area faces the carrier. For example, the semiconductor body is applied onto a connecting layer disposed on the carrier. The connecting layer may be an adhesive layer and/or an epoxy layer which for example is cured after printing the semiconductor body. The tethers or remnants of the broken tethers may serve as lateral anchoring structures additionally enhancing the mechanical stability of the connection between a semiconductor body and the carrier.

10 According to at least one embodiment of the method, the insulating layer is structured so that the tethers associated with different semiconductor bodies are disconnected. It is also possible that at least an anchor bar is formed between the semiconductor bodies by structuring the insulating layer in the region covering the trench or the plurality of trenches, wherein the semiconductor bodies are connected to the anchor bar by the tethers. The anchor bar, for example, extends along at least one trench separating the semiconductor bodies. The anchor bar additionally contributes to hold the semiconductor bodies in place during the step of separating the substrate from the semiconductor bodies.

According to at least one embodiment of the method, at least one trench is formed throughout the second semiconductor layer as well as the active region into the first semiconductor layer of the semiconductor layer sequence, so that a bottom surface of the trench is formed at least partially by a surface of the first semiconductor layer. Within the trench, the insulating layer may be formed to cover the first semiconductor layer. In this case, the tethers may be formed by structuring the insulating layer and in particular also the first semiconductor layer, such that in plan view, the tethers cover the first semiconductor layer

within the trench or trenches. It is also possible that the insulating layer within the trench or trenches is structured into a plurality of tethers and anchor bars, wherein the anchor bars may cover also the first semiconductor layer within the trench or trenches. In this way, the first semiconductor layer within the trench or trenches increases the mechanical strength of the tethers and anchor bars.

5

25

30

According to at least one embodiment of the method, at least 10 one trench or a plurality of trenches are formed throughout the semiconductor layer sequence, such that a surface, in particular a patterned surface, of the substrate is partially exposed within the trench or trenches. By applying the insulating layer covering the trench or the plurality of 15 trenches, the insulating layer may penetrate into the patterned substrate such that the insulating layer and the tethers to be formed are anchored to the substrate. An interface between the substrate and the insulating layer is enlarged due to the patterned surface of the substrate, so that an adhesion area for the tethers and/or for the anchor 2.0 bars on the patterned surface is increased.

According to at least one embodiment of the method, the substrate is locally detached from the semiconductor bodies by a laser lift-off process. The substrate, for example, is formed by a material which is radiation-transmissive, in particular transparent for a radiation used by the laser lift-off process. The substrate, for example, contains gallium nitride or silicon carbide or sapphire. The radiation may be targeted specifically onto the semiconductor bodies. Furthermore, due to different absorption coefficients of the material the semiconductor bodies and of the material of the tethers and/or of the anchor bars, the semiconductor bodies

may be separated from the substrate while leaving the tethers and/or the anchor bars remaining attached to the substrate. Hence, using a laser lift-off process, the semiconductor bodies can be selectively locally detached from the substrate in a simplified way.

5

10

15

20

25

30

According to at least one embodiment of the method, the substrate is locally detached from the semiconductor bodies by means of an etching method. The semiconductor bodies may be under-etched by a wet etchant. In particular, a directional etching method is used for separating the substrate from the semiconductor bodies. The tethers and the anchor bars may be designed to take advantage of the directional etching. The anchor bars can be formed in such a way that the substrate is etched only in a lateral direction being parallel to the anchor bars and is not etched along a lateral direction which is perpendicular to the anchor bars. The substrate in this case may be formed of silicon. For the directional etching, wet etchants such as KOH may be used. In this way, the substrate may be locally detached from the semiconductor bodies, while the tethers remain attached to the substrate.

According to at least one embodiment of the method, a combination of etching methods is used to locally detach the substrate form the semiconductor bodies and to pattern the first main surfaces of the semiconductor bodies facing the substrate. In this case, the semiconductor layer sequence may be grown onto an unpatterned, for example a flat or a plane surface of the substrate, so that the first main surface of the semiconductor layer sequence may be unpatterned at first. After structuring the semiconductor layer sequence into a plurality of semiconductor bodies, the first main surfaces of

the semiconductor bodies facing the substrate may be patterned for example by means of an etching method.

In particular, the patterning proceeds after the step of 5 forming the plurality of tethers and prior to the step of picking up the semiconductor bodies from the substrate by separating the tethers. The patterning of the first main surfaces of the semiconductor bodies may be performed during the step of locally detaching the substrate from the 10 semiconductor bodies or after the step of locally detaching the substrate and prior to the step of separating the tethers. It is possible that a single etchant is used for locally detaching the substrate from the semiconductor bodies and for the patterning of the main surfaces of the 15 semiconductor bodies. For example, the etchant KOH may be used to detach the substrate containing silicon for instance and simultaneously may be used to pattern the first semiconductor layer containing gallium nitride for instance. It is also possible that a combination of two etching processes are used in sequence, namely for locally detaching 20 the substrate at first and then for patterning the first main surfaces of the semiconductor bodies while being connected to the substrate by means of the tethers.

In accordance with at least one embodiment of a semiconductor component, the semiconductor component has a contact structure and a semiconductor body arranged on a light transmissive carrier, wherein the semiconductor body comprises a first semiconductor layer, a second semiconductor layer and an active region being arranged between the first semiconductor layer and the second semiconductor layer. The semiconductor body comprises a first patterned main surface facing the carrier and a second main surface facing away from

the carrier. The contact structure comprises a first contact area and a second contact area arranged on the side of the second main surface, wherein the second contact area is electrically connected to the second semiconductor layer. The 5 contact structure comprises a via being electrically connected to the first contact area and extends in vertical direction in particular from the second main surface throughout the second semiconductor layer and the active region into the first semiconductor layer. At least a 10 vertical surface of the semiconductor body is covered by an insulating layer which comprises a tether or a remnant of the tether. Moreover, the semiconductor component is in particular free of a growth substrate.

15 Such a semiconductor component can be produced by the methods for producing a semiconductor component described herein. Therefore, features described in connection with the methods for producing a semiconductor component or a plurality of semiconductor components can also be used for the semiconductor component, and vice versa. 20

According to at least one embodiment of the component, the component comprises a connecting layer which mechanically fixes the semiconductor body to the light transmissive carrier. The component comprises in particular at least one or a plurality of tethers or remnants of the tethers being arranged laterally from the semiconductor body and embedded in the connecting layer. The tether or remnant of the tether is in particular part of an insulating layer covering an vertical surface of the semiconductor body.

25

30

According to at least one embodiment of the component, the component comprises a mirror layer which is arranged on the side of the second main surface of the semiconductor body. Furthermore, the semiconductor component may comprise a further mirror layer which, for example, is embedded into the light transmissive carrier. In particular, the further mirror is arranged sideway from the semiconductor body. In a plane view, the mirror layer and the further mirror layer are in particular free of overlaps. The light transmissive carrier may comprise a plurality of such further mirror layers.

5

According to a preferred embodiment of the component, the active region is configured to generate electromagnetic radiation during operation of the semiconductor component. The electromagnetic radiation may be coupled out from the semiconductor component at a surface of the light transmissive carrier. The efficiency of light out-coupling may be negatively effected by effects of total internal reflection at the surface of the light transmissive carrier. Electromagnetic radiation reflected back into the carrier, however, may be reflected by the further mirror layer back to a forward direction resulting in an increase of the efficiency of light out-coupling.

According to at least one embodiment of the component, phosphor particles and/or scattering particles are disposed

25 between the semiconductor body and a radiation passage area of the semiconductor component. The radiation passage area of the component may be formed by the surface of the light transmissive carrier, said surface being remote from the semiconductor body. Phosphor particles may absorb

30 electromagnetic radiation emitted by the active region and re-emit an electromagnetic radiation having a longer peak wavelength in comparison with the electromagnetic radiation absorbed by the phosphor particles, so that the component may

5

emit white light in total. The phosphor particles and/or the scattering particles may be disposed within the light transmissive carrier. Alternatively, the phosphor particles and/or the scattering particles may be embedded in a layer which is disposed between the carrier and the semiconductor body or on the side of the surface of the carrier being remote from the semiconductor body.

A plurality of the semiconductor bodies may be arranged on a single common light transmissive carrier, so that a device having a plurality of semiconductor components and a common light transmissive carrier is formed. The semiconductor bodies may be arranged in the form of a matrix having columns and rows on the single common light transmissive carrier. The common light transmissive carrier may comprise a plurality of further mirror layers, wherein the further mirror layers in each case may be arranged between two neighbouring columns or rows of the semiconductor bodies.

- The method described herein and the semiconductor component described herein are explained in greater detail below with reference to exemplary embodiments and the associated figures, in which:
- 25 Figures 1 through 8 show schematic sectional views of various method stages for producing a plurality of semiconductor components,
- Figures 9A, 9B, 10 and 11 show exemplified embodiments of an semiconductor component,
 - Figure 12 shows an exemplified embodiment of a device comprising a plurality of semiconductor components, and

WO 2016/120400 PCT/EP2016/051830 15

Figures 13A through 13E show schematic sectional views of various method stages of further embodiments of a method for producing a plurality of semiconductor components.

Identical or similar elements, or elements acting in an identical manner, are provided with the same reference numerals in the figures. In each case, the figures are schematic views and are therefore not necessarily true to scale. Rather, comparatively small elements, and in particular layer thicknesses, may be illustrated excessively large for clarification purposes.

In Figure 1, a substrate 9 is provided. The substrate 9 has a surface 91 which is patterned. It is also possible that the surface 91 of the substrate 9 is not patterned and is formed as a flat surface. The substrate 9 is, for example, radiation-transmissive, in particular transparent for electromagnetic radiation in visible, infrared and/or ultraviolet spectral ranges. The substrate 9 may comprise gallium nitride or silicon carbide or sapphire.

Alternatively, the substrate 9 can be radiation-opaque. In this case, the substrate 9 may be a silicon substrate.

25

30

5

10

A semiconductor layer sequence 200 is applied onto the surface 91 of the substrate 9. The semiconductor layer sequence 200 comprises a first semiconductor layer 21, a second semiconductor layer 22 and an active region 23 which is disposed between the first semiconductor layer 21 and the second semiconductor layer 22. The first semiconductor layer 21 may be an n-conductive layer and the second semiconductor layer 22 may be a p-conductive layer, or vice versa. The active region 23, for example, is configured for generating

20

electromagnetic radiation or for absorbing and transforming electromagnetic radiation into electrical signals or energy.

The semiconductor layer sequence 200 may be grown epitaxially on the substrate 9. The semiconductor layer sequence 200 has a first main surface 201 facing the substrate 9 and a second main surface 202 which is remote from the substrate 9. The first main surface 201 is patterned which may be formed by a surface of the first semiconductor layer 21 facing substrate 9. A patterned substrate 9 may improve the quality of the epitaxial semiconductor layers of the semiconductor layer sequence 200. Moreover, the semiconductor layer sequence 200 may be grown onto the patterned surface 91 of the substrate 9, such that the first patterned main surface 201 reproduces the patterned surface 91 of the substrate 9.

A mirror layer 3 is deposited onto the second main surface 202 remote from the substrate 9. The mirror layer 3 comprises a plurality of subregions being laterally separated from one another. In particular, the mirror layer 3 comprises a plurality of openings 30. Each of the subregions of the mirror layer 3 may be continuous and comprises, for instance, at least one of the openings 30 of the mirror layer 3.

25 The mirror layer 3 is in particular electrically conductive. In top view, the mirror layer 3 is covered by a connection layer 4 which is, for example, also electrically conductive. The mirror layer 3 and/or the connection layer 4 may contain a metal such as aluminium, rhodium, palladium, silver, gold or platinum or alloys of these elements.

In Figure 2, a dielectric layer 5, for example a silicon nitride layer or a silicon oxide layer, is applied on the

semiconductor layer sequence 200, wherein the dielectric layer 5 covers the connection layer 4 and in particular the semiconductor layer sequence 200 completely.

17

In Figure 3, a plurality of recesses 24 are formed in regions of the openings 30 of the mirror layer 3. In vertical direction, each recess 24 extends throughout the dielectric layer 5, the second semiconductor layer 22, the active region 23 into the first semiconductor layer 21. The recess 24 forms a blind hole in the semiconductor layer sequence 200, wherein in lateral direction the recess 24 is surrounded by the semiconductor layer sequence 200 for instance completely. The recesses 24 may be formed by an etching method, for example by a dry etching method.

15

20

25

After forming the recesses 24, a passivation layer 61, for example a silicon oxide layer such as SiO2 or a silicon nitride layer, is formed to cover vertical surfaces of the recesses 24. It is possible that the passivation layer 61 covers the recesses 24 and the dielectric layer 5 completely. In a subsequent step, the passivation layer 61 may be partially removed. The passivation layer 61 and the dielectric layer 5 preferably comprise different dielectric materials. By way of example, the dielectric layer 5 contains or mainly consists of silicon nitride and the passivation layer 61 contains or mainly consists of silicon oxide.

In Figure 4 the passivation layer 61 is partially removed, for example by etching, such that the first semiconductor layer 21 is exposed in the regions of the recesses 24. By partially removing the passivation layer 61, the dielectric layer 5 is also at least partially exposed. In a next step, the dielectric layer 5 is removed, for example by etching, in

places such that the dielectric layer 5 comprises in addition to first openings 51 in the regions of the recesses 24, a plurality of second openings 52 arranged laterally to the recesses 24. In the second openings 52, an electrically conductive layer such as the connection layer 4 is partially exposed.

5

In Figure 5, a contact structure 7 comprising a first contact area 71, a second contact area 72 and a via 70 is formed on the side of the second main surface 202 of the semiconductor 10 layer sequence 200. The first contact area 71 and the second contact area 72 are laterally separated and in this way electrically isolated from each other. In vertical direction, the second contact area 72 extends through the second opening 52 of the dielectric layer 5 and is electrically connected to 15 the second semiconductor layer 22 by means of the mirror layer 3 and the connection layer 4. The first contact area 71 is deposited outside the recess 24 and is electrically connected to the via 70, wherein the via 70 is arranged inside the recess 24. In vertical direction, the via 70 20 extends at least from the second main surface 202 throughout the second semiconductor layer 22 and the active region 23 into the first semiconductor layer 21. In particular for testing purposes, the semiconductor layer sequence 200 may be 25 electrically connected to an external current source by means of the first and second contact area 71 and 72 arranged on the second main surface 202 remote from the substrate 9. Within the recess 24, in lateral direction, the via 70 is electrically isolated from the second semiconductor layer 22 30 and the active region 23 by means of the passivation layer 61 covering vertical surfaces of the recess 24.

In Figure 5, the semiconductor layer sequence 200 is structured laterally into a plurality of semiconductor bodies 2. Lateral structuring means that the semiconductor layer sequence 200 is divided into a plurality of semiconductor 5 bodies 2 being spaced laterally apart from one another. A mesa trench 20 or a plurality of trenches 20 are formed between the semiconductor bodies 2. In vertical direction, the trench 20 extends throughout the semiconductor layer sequence 200 as far as to the substrate, so that the surface 10 91, in particular the patterned surface 91, of the substrate 9 is partially exposed within the trench 20 or trenches 20. A bottom surface of the trench 20 may be formed by the patterned surface 91 of the substrate 9. The trenches 20 may be formed by an etching method, for instance by a dry, wet or 15 laser etching method, in particular in regions between the sub-regions of the mirror layer 3. The trench 20 may also be formed sideways from the semiconductor layer sequence 200.

In Figure 6A, an insulating layer 6 is applied onto the semiconductor bodies 2 and onto the substrate 9, wherein the 2.0 insulating layer 6 covers vertical surfaces of the semiconductor bodies 2 and the trench or trenches 20 arranged laterally to the semiconductor bodies 2. In particular, the insulating layer penetrates into the patterned substrate 9 25 such that the insulating layer 6 is anchored to the substrate 9 additionally due to the patterned surface 91 of the substrate 9. The insulating layer 6 may also be applied to cover the dielectric layer 5 and the contact structure 7, in particular the second contact area 72, such that a rear side 30 102 of the component is formed, wherein the rear side 102 is substantially flat, at least outside the recess or recesses 24. The rear side 102 is formed for example partially by surfaces of the insulating layer 6 and partially by surfaces

of the first and second contact area 71 and 72. On the rear side 102, the first contact area 71 and the second contact area 72 are partially exposed and are electrically contactable.

5

After applying the insulating layer 6, a plurality of tethers 63 are formed by structuring the insulating layer 6 at least in a regions covering the trench 20 or trenches. The tethers 63 are, in particular, parts of the insulating layer 6 which are arranged laterally to their associated semiconductor body 2. In top view onto the substrate 9, the semiconductor body 2 preferably does not have any overlaps with the tethers 63. The tethers 63 are formed to mechanically fix the semiconductor body 2 to the substrate 9. The tethers 63 may contain a dielectric material such as silicon nitride or silicon oxide, for example silicon dioxide. For structuring the insulating layer 6 covering the trenches 20, a lithography process and/or an etching process may be used.

20 In Figure 6B, the contact structure 7 comprising the first contact area 71, the via 70 and the second contact area 72 on the rear surface 102 is shown. Vertical surfaces of each semiconductor body 2 are covered by the insulating layer 6. The insulating layer 6 is structured into a plurality of 25 laterally separated insulating layers 6 associated with different semiconductor bodies 2. Each semiconductor body 2 comprises on its lateral sides at least one or a plurality of the tethers 63. The insulating layer 6 is structured in regions covering the trenches 20 in such a way that tethers 63 associated with different semiconductor bodies 2 are 30 disconnected. This simplifies the process of lifting up any individual semiconductor body 2 without having influence on its neighboring semiconductor bodies 2.

In Figure 6C, an anchor bar 64 is formed between the semiconductor bodies 2 by structuring the insulating layer 6 in the region covering the trench 20. By way of example, the anchor bar extends along a row of the semiconductor bodies 2 along a lateral direction. A plurality of anchor bars 64 may be formed in regions of the trenches 20 between the semiconductor bodies 2. The tethers 63 are connected to the anchor bar 64. In this case neighboring semiconductor bodies 2 may be mechanically connected to each other by the tethers 63 and the anchor bars 64. The tethers 63 and the anchor bars 64 may be designed to take advantage, for example of a directional etching method which is used for locally detaching the substrate 9 from the semiconductor bodies 2.

15

10

5

In Figure 7A, the substrate 9 is separated from the semiconductor bodies 2. This can be performed by a laser lift-off process. Radiation S can be introduced into the semiconductor bodies 2, in particular into the first 20 semiconductor layers 21 regionally through the substrate 9, such that the first semiconductor layers 21 of the semiconductor bodies 2, in particular of all semiconductor bodies 2 are locally detached from the substrate 9. During the step of separating the substrate 9 the semiconductor 25 bodies 2 are held in place by the tethers 63 which remain attached to the substrate 9. Additionally, a stabilizing carrier 81 may be used which is attached to the rear sides 102 of the semiconductor bodies 2. After detaching the substrate 9 from the semiconductor bodies 2, the first 30 semiconductor layers 21 of the semiconductor bodies 2 are preferably completely separated from the substrate 9, while the tethers 63 remain at least partially attached to the substrate 9.

In Figure 7B, an etching method may be used for detaching the substrate 9 from the semiconductor bodies 2. For example, the semiconductor body 2 is under-etched by a wet etchant E, 5 which etches the surface 91 of the substrate 9 and/or the first main surface 201 of the semiconductor body 2. For example, a directional etching method is used, wherein the etchant only etches regions covered by the semiconductor body 2. In particular, the tethers 63 and/or the anchor bars 64 10 are not etched. For example, the substrate 9 is a silicon substrate. In this case, the tethers 63 and 64 are designed in such a way that the substrate 9 is not etched perpendicular to the anchor bars 64, that is etched only along a lateral direction parallel to the anchor bars 64. For 15 example, a hot wet etchant such as KOH is used for directional etching of the silicon substrate along a direction parallel to the anchor bars 64. In particular, the wet etchant like KOH selectively etches the silicon substrate 9 along $\langle \bar{1}10 \rangle$ directions and is arrested in $\langle 11\bar{2} \rangle$ directions in a $(11\overline{1})$ plane. 20

It is also possible to use an etchant which etches the first semiconductor layer 21 or both the first semiconductor layer 21 and the substrate 9. By under-etching the semiconductor bodies 2, the substrate 9 may be locally detached from the semiconductor bodies 2, wherein the tethers 63 and/or the anchor bars 64 remain at least partially attached to the substrate 9 (Figure 7C). Using an etchant such as KOH, the first main surface 201 is patterned resulting in an optimal light extraction surface 201. It is also possible to use a combination of two etchants in sequence, one of which is used to etch the substrate 9 and the other etchant is used for

patterning the first main surfaces 201 of the semiconductor bodies facing the substrate 9.

In Figure 8A, a stamp 82 is attached onto the rear side 102 5 after the stabilizing area 81 has been removed. One semiconductor body 2 having one first semiconductor layer 21, one second semiconductor layer 22 and one active region 23 together with the associated contact structure 7 having the via 70 may be selectively picked up by the stamp and lifted 10 from the substrate 9 such that the tethers 63 are separated from the substrate 9. For instance, the tethers 63 are mechanically broken or released from the substrate 9. It is possible that the tethers 63, or at least some remnants of the tethers 63 are detached from the substrate (Figure 8B), 15 so that the insulating layer 6 still comprises the tethers 63 or at least some remnants of the tethers 63 after the semiconductor body 2 has been completely removed from the substrate 9. It is also possible to selectively pick up a plurality of semiconductor bodies 2 simultaneously.

20

In Figure 9A the semiconductor body 2, together with the associated contact structure 7 is transferred to a carrier 1. The semiconductor body 2 is for instance printed onto the carrier 1 such that the patterned first main surface 201 faces the carrier 1. The first main surface 201 is in particular free of any electrical contacts. The carrier 1 is formed, for example, as a light transmissive carrier. The carrier 1 comprises a connecting layer 13 which is a transparent layer, for instance an adhesive or an epoxy layer. After applying the semiconductor body 2 on the carrier 1, the connecting layer 13 may be partially removed and cured. The connecting layer 13 fixes the semiconductor body 2 to the carrier 1. The carrier 1 comprises a further mirror 10

WO 2016/120400 PCT/EP2016/051830 24

or a plurality of further mirrors 10 which may be embedded into the carrier 1. The semiconductor body 2 is arranged on the carrier 1 in a way such that the further mirror 10 or the further mirrors 10 are arranged sideways from the semiconductor body 2. In top view the mirror layer 3, which is disposed on the side of the second main surface 202 of the semiconductor body 2 and the further mirror layers 10 are in particular free of overlaps. After applying the semiconductor body 2 onto the carrier 1, the connecting layer 13 may be partially removed and cured. After removing the stamp 82, a semiconductor component 100 as shown in Figure 9A may be electrically connected to an external electric source by means of the first contact area 71 and the second contact area 72 on the rear side 102 of the semiconductor component 100.

Figure 9B schematically illustrates a further exemplary embodiment of the semiconductor component 100. This embodiment corresponds substantially to the embodiment of the semiconductor component 100 in Figure 9A. In contrast thereto, the insulating layer 6 comprises a tether 63 or remnant of the tether 63 which is embedded into the connecting layer 13. The tether 63 or remnant of the tether 63 may serve as an additional lateral anchoring structure which enhances the mechanical stability of the connection between the carrier 1 and the semiconductor body 2. It is also possible that the semiconductor component 100 comprises a plurality of tethers 63 or remnants of tethers 63 which are embedded in the connecting layer 13.

30

25

5

10

15

20

Figure 10 schematically illustrates a further exemplary embodiment of the semiconductor component which substantially corresponds to the embodiment in Figure 9A. In contrast

thereto, the contact structure 7 further comprises a first contact layer 710, a second contact layer 720, a first contact path 721 and a second contact path 722, wherein the first contact layer 710 and the second contact layer 720 are disposed laterally from the semiconductor body 2 on the carrier 1. The first contact layer 710 is electrically connected to the first contact area 71 by the first contact path 721 covering a vertical surface of the semiconductor body 2. The second contact layer 720 is electrically connected to the second contact area 72 by the second contact path 722 covering a vertical surface of the semiconductor body 2. It is also possible that the semiconductor component 100 is covered by an additional passivation layer (not shown) which covers, for example, parts of the contact structure 7.

In Figure 11, the semiconductor component 100 comprises phosphor particles 11 and/or scattering particles 12. The phosphor particles 11 and/or the scattering particles 12 may be embedded into a main body of the carrier 1. The carrier 1 comprises a radiation passage area 101 on a side being remote from the semiconductor body 2. Electromagnetic radiation emitted by the active region 23 may be absorbed and reemitted by the phosphor particles 11 and scattered by the scattering particles 12 before leaving the semiconductor component 100, for example at the radiation passage area 101. It is also possible that the phosphor particles 11 and/or the scattering particles 12 are embedded into the connecting layer 13 or into a layer disposed between the semiconductor body 2 and the carrier 1 or disposed on the radiation passage area 101 of the carrier 1.

Figure 12 illustrates a device comprising a plurality of semiconductor components 100, wherein the carriers of all the

semiconductor components 100 are formed as a single common light transmissive carrier 1. The semiconductor bodies 2 may be arranged in a plurality of rows and columns on the common light transmissive carrier 1. In particular, a plurality of semiconductor bodies 2 may be applied onto the common carrier 1 simultaneously or one after the other. The device may comprise a plurality of further mirror layers 10 which are embedded in the common carrier 1 and arranged between the columns and rows of the semiconductor bodies 2. By way of example, in top view, the mirror layers 3 of semiconductor bodies 2 and the further mirror layers 10 of the common carrier are free of overlaps.

5

10

20

25

30

Figures 13A to 13E illustrate some further steps of a method for producing a plurality of semiconductor components 100.

The production step illustrated in Figure 13A corresponds essentially to the production step described in Figure 1. In contrast thereto, the substrate 9 comprises a surface 91 which is not patterned but flat.

The production step illustrated in Figure 13B corresponds substantially to the production step illustrated in Figure 6A. In contrast thereto, the tethers 63 are formed on the flat surface 91 of the substrate 9.

The production step described in Figure 13C corresponds substantially to the method step illustrated in Figure 13B. In contrast thereto, the insulating layer 6 covers the first contact area 71, the second contact area 72 and the via 70 in particular completely, such that the rear side 102 is formed in particular only by an outer surface of the insulating layer 6. The rear side 102 can be formed especially flat in a

simplified way, so that in following production steps the stabilizing carrier 81 or the stamp 82 may be easily attached to the semiconductor bodies 2 at the rear side 102. For electrically contacting the component 100, the insulating layer 6 may be removed partially, so that the first and the second contact area 71 and 72 are exposed at least partially.

5

The production step illustrated in Figure 13D corresponds substantially to the production step described in Figure 13D.

In contrast thereto, the trench 20 or a plurality of trenches 20 are formed in that way that their bottom surfaces are formed partially by exposed portions of the first semiconductor layer 21. The tethers 63 and/or the anchor bars 64 are formed in this case partially by the insulating layer 6 and partially by the first semiconductor layer 21. By doing so the mechanical strength of the tethers 63 and the anchor bars 64 is increased.

The method step illustrated in Figure 13E corresponds substantially to the method step described in Figure 7B. In 20 contrast thereto, the semiconductor layer sequence 200 has been grown onto a plane or flat surface 91 of the substrate 9, wherein the first main surfaces 201 of the semiconductor bodies 2 are patterned during or after the process of under-25 etching the semiconductor bodies 2 locally detaching them from the substrate 9. For detaching the substrate 9 from the semiconductor bodies 2 and for patterning the first main surfaces 201, one single etchant or a combination of at least two or more etchants may be used. The patterning of the first main surfaces 201 may be performed, while the semiconductor 30 bodies 2 are still connected to the substrate 9 by means of the tethers 63.

WO 2016/120400 PCT/EP2016/051830 28

Using tethers for binding semiconductor bodies to a growth substrate, wherein the tethers are formed within mesa trenches separating the semiconductor bodies, the semiconductor bodies may be held in place during the process of detaching the growth substrate, then selectively picked up and transferred to a carrier, wherein no extra release layers are needed. By using the tethers, the method for producing a plurality of semiconductor components may be simplified, resulting in a reduction of production costs.

10

5

The description made with reference to exemplary embodiments does not restrict the invention to these embodiments. Rather, the invention encompasses any novel feature and any combination of features, including in particular any combination of features in the claims, even if this feature or this combination is not itself explicitly indicated in the claims or exemplary embodiments.

The present application claims the priority of the US application 62/110,358, the disclosure content of which is hereby incorporated by reference.

29

Claims

5

10

15

30

35

1. A method for producing a plurality of semiconductor components (100) each having a semiconductor body (2), comprising the following method steps:

- A) applying a semiconductor layer sequence (200) having a first semiconductor layer (21), a second semiconductor layer (22) and an active region (23) being disposed between the first semiconductor layer and the second semiconductor layer on a substrate (9);
- B) forming a contact structure (7) for electrically contacting the first semiconductor layer (21) and the second semiconductor layer (22);
- C) structuring the semiconductor layer sequence (200) by forming at least one trench (20) separating the semiconductor bodies (2);
- D) applying an insulating layer (6) covering the trench (20) and vertical surfaces of the semiconductor bodies (2);
- 20 E) forming a plurality of tethers (63) by structuring the insulating layer (6) in region covering the trench (20);
 - F) locally detaching the substrate (9) from the semiconductor bodies (20), wherein the tethers (63) remain attached to the substrate (9); and
- G) selectively picking up at least one semiconductor body
 (2) having one first semiconductor layer (21), one
 second semiconductor layer (22) and one active region
 (23) together with one associated contact structure (7)
 by separating the tethers (63) from the substrate (9).

The method according to claim 1, wherein step E is carried out prior to step F and the semiconductor bodies (2) are held in place by the tethers (63) during step F. 5

- 3. The method according to claim 1, wherein during step E the insulating layer (6) is structured, such that tethers (63) associated with different semiconductor bodies (2) are disconnected.
- 4. The method according to claim 1, wherein during step E an anchor bar (64) is formed between the semiconductor bodies (2) by structuring the insulating layer (6) in a region covering the trench (20) and wherein the semiconductor bodies (2) are 10 connected to the anchor bar (64) by the tethers (63).
 - 5. The method according to claim 1, wherein
- 15 - in step C the at least one trench (20) is formed throughout the second semiconductor layer (22) as well as the active region (23), so that in step D, within the trench (20), the insulating layer (6) covers the first semiconductor layer (21), and
- 20 - in step F the plurality of tethers (63) are formed by structuring the insulating layer (6), such that the tethers (63) cover the first semiconductor layer (21) within the trench (20).
- 25 6. The method according to claim 1, wherein the substrate (9) is provided with a patterned surface (91) and the semiconductor layer sequence (200) is grown onto the patterned surface (91) of the substrate (9), such that the semiconductor layer 30 sequence (200) comprises a first patterned main surface (201) reproducing the patterned surface (91) of the substrate (9).
 - 7. The method according to claim 6, wherein
 - in step C the at least one trench (20) is formed throughout the semiconductor layer sequence (200) such

5

10

- that the patterned surface (91) of the substrate (9) is partially exposed within the trench (20), and
- in step D the insulating layer (6) penetrates into the patterned substrate (9) such that the tethers (61) are anchored to the substrate (9).
- 8. The method according to claim 1, wherein in step F the substrate (9) is detached from the semiconductor bodies (2) by a laser lift-off process, and wherein the tethers (63) remain at least partially attached to the substrate (9) after step F.
- 9. The method according to claim 1, wherein in step F the substrate (9) is detached from the semiconductor bodies (2) by means of an etching method, wherein the tethers (63) remain at least partially attached to the substrate (9) after step F.
- The method according to claim 4, 10. 20 wherein the substrate (9) is detached from the semiconductor bodies (2) by means of a directional etching method using a wet etchant, wherein the tethers (63) and the anchor bar (64) are not underetched.
- 25 11. The method according to claim 1, wherein
 - the semiconductor layer sequence (200) is grown onto a plane surface (91) of the substrate (9),
- after step E and prior to step G, first main surfaces 30 (201) of the semiconductor bodies (2) facing the substrate (9) are patterned by means of an etching method.
 - 12. The method according to claim 1,
- 35 - wherein the contact structure (7) is formed on a main surface (202) of the semiconductor layer sequence (200) facing away from the substrate (9), and

- wherein the contact structure (7) comprises a first contact area (71), a via (70) and a second contact area (72), said second contact area (72) being electrically connected to the second semiconductor layer (22), said via (70) being electrically connected to the first contact area (71) and extending from the main surface (202) throughout the second semiconductor layer (22) and the active region (23) into the first semiconductor layer (21).

10

15

20

25

30

35

- 13. A semiconductor component having a contact structure (7) and a semiconductor body (2) arranged on a light transmissive carrier (1), wherein
- the semiconductor body (2) comprises a first semiconductor layer (21), a second semiconductor layer (22) and an active region (23) being arranged between the first semiconductor layer and the second semiconductor layer,
 - the semiconductor body (2) comprises a first patterned main surface (201) facing the carrier (1) and a second main surface (202) facing away from the carrier (1),
 - the contact structure (7) comprises a first contact area (71) and a second contact area (72) arranged on the second main surface (202), said second contact area (72) being electrically connected to the second semiconductor layer (22),
 - the contact structure (7) comprises a via (70), said via (70) being electrically connected to the first contact area (71) and extending from the second main surface (202) throughout the second semiconductor layer (22) and the active region (23) into the first semiconductor layer (21),
 - a vertical surface of the semiconductor body is covered by an insulating layer (6) having a tether (63) or a remnant of the tether (63), and
 - the component is free of a growth substrate.

WO 2016/120400 PCT/EP2016/051830 33

- 14. The semiconductor component according to claim 13, wherein the tether (63) or the remnant of the tether (63) is arranged sideways from the semiconductor body (2) and is embedded in a connecting layer (13) fixing the semiconductor body (2) to the carrier (1).
- 15. The semiconductor component according to claim 13 comprising a mirror layer (3) and a further mirror layer (10), wherein
- 10 the mirror layer (3) is arranged on a side of the semiconductor body (2) facing the second main surface (202),

5

- the further mirror (10) is embedded into the light transmissive carrier (1),
- the further mirror (10) is arranged sideways from the semiconductor body (2), and
 - the mirror layer (3) and the further mirror layer (10) are free of overlaps.
- 20 16. The semiconductor component according to claim 13, wherein the active region (23) is configured to generate electromagnetic radiation during operation of the semiconductor component.
- 25 17. The semiconductor component according to claim 13, wherein phosphor particles (11) are disposed within the light transmissive carrier (1) or in a layer disposed on the light transmissive carrier (1).
- 30 18. A device comprising a plurality of the semiconductor components (100) according to claim 13, wherein the light transmissive carriers (1) of all the semiconductor components (100) are formed as a single common light transmissive carrier.

FIG 1




FIG 2




FIG 3




FIG 4




FIG 5




FIG 6A




FIG 6B




FIG 6C




FIG 7A




FIG 7B




FIG 7C




FIG 8A








FIG 8B





10









FIG 12



8/9

2Ó1

FIG 13B




FIG 13C




FIG 13D





FIG 13E



INTERNATIONAL SEARCH REPORT

International application No PCT/EP2016/051830

A. CLASSIFICATION OF SUBJECT MATTER INV. H01L33/00

ADD. H01L21/78 H01L33/50

H01L33/56

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

C. DOCUM	ENTS CONSIDERED TO BE RELEVANT	
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Х	WO 2006/043796 A1 (SEOUL OPTO DEVICE CO LTD [KR]; POSTECH FOUNDATION [KR]; LEE JONG LAM [) 27 April 2006 (2006-04-27)	1-5,9, 10,13,16
Α	paragraph [0104] - paragraph [0133]; figures 59-90	6-8,11, 12,14, 15,17,18
X	EP 2 757 603 A1 (TOSHIBA KK [JP]) 23 July 2014 (2014-07-23) paragraph [0007] - paragraph [0118]; figures 1-19	1-18
A	DE 10 2008 039790 A1 (OSRAM OPTO SEMICONDUCTORS GMBH [DE]) 4 March 2010 (2010-03-04) paragraph [0042] - paragraph [0078]; figures 1-9K	1,6-8, 11-13, 15,16
	-/	

Χ	Further documents are listed in the continuation of Box C.	Х	See patent family annex.
* Sn	ecial categories of cited documents		_

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier application or patent but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other
- document published prior to the international filing date but later than the priority date claimed
- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of the actual completion of the international search Date of mailing of the international search report 11 April 2016 22/04/2016 Name and mailing address of the ISA/ Authorized officer

European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016

Albrecht, Claus

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2016/051830

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
	Citation of document, with indication, where appropriate, of the relevant passages US 6 197 609 B1 (TSUTSUI TSUYOSHI [JP] ET AL) 6 March 2001 (2001-03-06) column 3, line 40 - column 5, line 27; figures 1-4	Relevant to claim No. 1-4,8,9, 13,14, 16,18

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/EP2016/051830

Patent document cited in search report		Publication date	Patent family member(s)		Publication date	
WO 2006043796	A1	27-04-2006	CN EP JP JP JP US US US US WO	1810351 2426743 4999696 2008518436 2012124523 2014179654 2008006836 2010124797 2010213494	A2 B2 A A A1 A1 A1 A1 A1	05-12-2007 25-07-2007 07-03-2012 15-08-2012 29-05-2008 28-06-2012 25-09-2014 10-01-2008 20-05-2010 26-08-2010 14-07-2011 17-11-2011 14-06-2012 27-04-2006
EP 2757603	A1	23-07-2014	EP JP TW US	2757603 2014139998 201431129 2014203314	A A	23-07-2014 31-07-2014 01-08-2014 24-07-2014
DE 102008039790	A1	04-03-2010	NONE			
US 6197609	B1	06-03-2001	JP TW US	2000091636 439302 6197609	В	31-03-2000 07-06-2001 06-03-2001