



(51) International Patent Classification:
H01L 21/301 (2006.01)

(21) International Application Number:

PCT/US2012/040295

(22) International Filing Date:

31 May 2012 (31.05.2012)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

13/161,006

15 June 2011 (15.06.2011)

US

(71) Applicant (for all designated States except US): **APPLIED MATERIALS, INC.** [US/US]; 3050 Bowers Avenue, Santa Clara, California 95054 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **LEI, Wei-Sheng** [CN/US]; 1786 Duvall Drive, San Jose, California 95130 (US). **SINGH, Saravjeet** [US/US]; 1000 Kiely Boulevard, #74, Santa Clara, California 95051 (US). **YALA-MANCHILLI, Madhava Rao** [US/US]; 1660 Avenida de Los Padres, Morgan Hill, California 95037 (US). **EATON,**

Brad [US/US]; 563 8th Avenue, Menlo Park, California 94025 (US). **KUMAR, Ajay** [US/US]; 10457 Manzanita Court, Cupertino, California 95014 (US).

(74) Agents: **VINCENT, Lester J.** et al.; Blakely Sokoloff Taylor & Zafinan LLP, 1279 Oakmead Parkway, Sunnyvale, California 94085 (US).


(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,

[Continued on next page]

(54) Title: WAFER DICING USING HYBRID GALVANIC LASER SCRIBING PROCESS WITH PLASMA ETCH

FLOWCHART 100



(57) Abstract: Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. A method includes forming a mask above the semiconductor wafer. The mask is composed of a layer covering and protecting the integrated circuits. The mask is patterned with a galvanic laser scribing process to provide a patterned mask with gaps. The patterning exposes regions of the semiconductor wafer between the integrated circuits. The semiconductor wafer is then etched through the gaps in the patterned mask to singulate the integrated circuits.

FIG. 1



EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU,
LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK,
SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
GW, ML, MR, NE, SN, TD, TG).

Published:

— *without international search report and to be republished
upon receipt of that report (Rule 48.2(g))*

Wafer Dicing using Hybrid Galvanic Laser Scribing Process with Plasma Etch

BACKGROUND

1) FIELD

[0001] Embodiments of the present invention pertain to the field of semiconductor processing and, in particular, to methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon.

2) DESCRIPTION OF RELATED ART

[0002] In semiconductor wafer processing, integrated circuits are formed on a wafer (also referred to as a substrate) composed of silicon or other semiconductor material. In general, layers of various materials which are either semiconducting, conducting or insulating are utilized to form the integrated circuits. These materials are doped, deposited and etched using various well-known processes to form integrated circuits. Each wafer is processed to form a large number of individual regions containing integrated circuits known as dice.

[0003] Following the integrated circuit formation process, the wafer is "diced" to separate the individual die from one another for packaging or for use in an unpackaged form within larger circuits. The two main techniques that are used for wafer dicing are scribing and sawing. With scribing, a diamond tipped scribe is moved across the wafer surface along pre-formed scribe lines. These scribe lines extend along the spaces between the dice. These spaces are commonly referred to as "streets." The diamond scribe forms shallow scratches in the wafer surface along the streets. Upon the application of pressure, such as with a roller, the wafer separates along the scribe lines. The breaks in the wafer follow the crystal lattice structure of the wafer substrate. Scribing can be used for wafers that are about 10 mils (thousandths of an inch) or less in thickness. For thicker wafers, sawing is presently the preferred method for dicing.

[0004] With sawing, a diamond tipped saw rotating at high revolutions per minute contacts the wafer surface and saws the wafer along the streets. The wafer is mounted on a supporting member such as an adhesive film stretched across a film frame and the saw is repeatedly applied to both the vertical and horizontal streets. One problem with either scribing or sawing is that chips and gouges can form along

the severed edges of the dice. In addition, cracks can form and propagate from the edges of the dice into the substrate and render the integrated circuit inoperative. Chipping and cracking are particularly a problem with scribing because only one side of a square or rectangular die can be scribed in the $\langle 110 \rangle$ direction of the crystalline structure. Consequently, cleaving of the other side of the die results in a jagged separation line. Because of chipping and cracking, additional spacing is required between the dice on the wafer to prevent damage to the integrated circuits, e.g., the chips and cracks are maintained at a distance from the actual integrated circuits. As a result of the spacing requirements, not as many dice can be formed on a standard sized wafer and wafer real estate that could otherwise be used for circuitry is wasted. The use of a saw exacerbates the waste of real estate on a semiconductor wafer. The blade of the saw is approximate 15 microns thick. As such, to insure that cracking and other damage surrounding the cut made by the saw does not harm the integrated circuits, three to five hundred microns often must separate the circuitry of each of the dice. Furthermore, after cutting, each die requires substantial cleaning to remove particles and other contaminants that result from the sawing process.

[0005] Plasma dicing has also been used, but may have limitations as well. For example, one limitation hampering implementation of plasma dicing may be cost. A standard lithography operation for patterning resist may render implementation cost prohibitive. Another limitation possibly hampering implementation of plasma dicing is that plasma processing of commonly encountered metals (e.g., copper) in dicing along streets can create production issues or throughput limits.

SUMMARY

[0006] Embodiments of the present invention include methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon.

[0007] In an embodiment, a method of dicing a semiconductor wafer having a plurality of integrated circuits includes forming a mask above the semiconductor wafer, the mask composed of a layer covering and protecting the integrated circuits. The mask is then patterned with a galvanic laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the integrated circuits. The semiconductor wafer is then etched through the gaps in the patterned mask to singulate the integrated circuits.

[0008] In another embodiment, a system for dicing a semiconductor wafer includes a factory interface. A laser scribe apparatus is coupled with the factory interface and includes a laser having a moveable laser beam or spot, a moveable stage, and one or more galvanic mirrors. A plasma etch chamber is also coupled with the factory interface.

[0009] In another embodiment, a method of dicing a semiconductor wafer having a plurality of integrated circuits includes forming a polymer layer above a silicon substrate. The polymer layer covers and protects integrated circuits disposed on the silicon substrate. The integrated circuits are composed of a layer of silicon dioxide disposed above a layer of low K material and a layer of copper. The polymer layer, the layer of silicon dioxide, the layer of low K material, and the layer of copper are patterned with a galvanic laser scribing process to expose regions of the silicon substrate between the integrated circuits. The silicon substrate is then etched through the gaps to singulate the integrated circuits.

BRIEF DESCRIPTION OF THE DRAWINGS

[0010] Figure 1 is a Flowchart representing operations in a method of dicing a semiconductor wafer including a plurality of integrated circuits, in accordance with an embodiment of the present invention.

[0011] Figure 2A illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operation 102 of the Flowchart of Figure 1, in accordance with an embodiment of the present invention.

[0012] Figure 2B illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operation 104 of the Flowchart of Figure 1, in accordance with an embodiment of the present invention.

[0013] Figure 2C illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operation 106 of the Flowchart of Figure 1, in accordance with an embodiment of the present invention.

[0014] Figure 3 illustrates a galvanic laser scribing process involving a stage moved along one axis with Galvo scans performed concurrently along a perpendicular axis, in accordance with an embodiment of the present invention.

[0015] Figures 4A and 4B illustrate a galvanic laser scribing process involving a stage moved along the same axis as the axis of Galvo scans performed concurrently therewith, in accordance with an embodiment of the present invention.

[0016] Figure 5 illustrates the effects of using a laser pulse width in the femtosecond range versus longer pulse widths, in accordance with an embodiment of the present invention.

[0017] Figure 6 illustrates a cross-sectional view of a stack of materials that may be used in a street region of a semiconductor wafer or substrate, in accordance with an embodiment of the present invention.

[0018] Figures 7A-7D illustrate cross-sectional views of various operations in a method of dicing a semiconductor wafer, in accordance with an embodiment of the present invention.

[0019] Figure 8 illustrates a block diagram of a tool layout for laser and plasma dicing of wafers or substrates, in accordance with an embodiment of the present invention.

[0020] Figure 9 illustrates a block diagram of an exemplary computer system, in accordance with an embodiment of the present invention.

DETAILED DESCRIPTION

[0021] Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon, are described. In the following description, numerous specific details are set forth, such as galvanic laser scribing approaches and plasma etching conditions and material regimes, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known aspects, such as integrated circuit fabrication, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.

[0022] A hybrid wafer or substrate dicing process involving an initial laser scribe and subsequent plasma etch may be implemented for die singulation. The laser scribe process may be used to cleanly remove a mask layer, organic and inorganic dielectric layers, and device layers. The laser etch process may then be terminated

upon exposure of, or partial etch of, the wafer or substrate. The plasma etch portion of the dicing process may then be employed to etch through the bulk of the wafer or substrate, such as through bulk single crystalline silicon, to yield die or chip singulation or dicing.

[0023] A combination of a high pulse repetition frequency (PRF) laser (e.g., typically in the range of 500kHz to a few MHz) and a high speed motion (e.g., 1-2 meters/second) may be used to ensure high throughput during the laser scribing portion of the singulation process. However, a continuous scribe line with proper spot overlap may need to be formed as part of the laser scribing operation. While it is possible to use stage motion only for movement of the wafer or substrate during the laser scribing process, a possible disadvantage is the large foot print and high cost for such a linear stage, especially for larger wafers and substrates. In accordance with one or more embodiments described herein, a linear X-Y stage and a galvanic motion (Galvo) set are synchronized for the laser scribing operation.

[0024] Thus, in an aspect of the present invention, a combination of a galvanic laser scribing process with a plasma etching process may be used to dice a semiconductor wafer into singulated integrated circuits. Figure 1 is a Flowchart 100 representing operations in a method of dicing a semiconductor wafer including a plurality of integrated circuits, in accordance with an embodiment of the present invention. Figures 2A-2C illustrate cross-sectional views of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, corresponding to operations of Flowchart 100, in accordance with an embodiment of the present invention.

[0025] Referring to operation 102 of Flowchart 100, and corresponding Figure 2A, a mask 202 is formed above a semiconductor wafer or substrate 204. The mask 202 is composed of a layer covering and protecting integrated circuits 206 formed on the surface of semiconductor wafer 204. The mask 202 also covers intervening streets 207 formed between each of the integrated circuits 206.

[0026] In accordance with an embodiment of the present invention, forming the mask 202 includes forming a layer such as, but not limited to, a photo-resist layer or an I-line patterning layer. For example, a polymer layer such as a photo-resist layer may be composed of a material otherwise suitable for use in a lithographic process. In one embodiment, the photo-resist layer is composed of a positive photo-resist material such as, but not limited to, a 248 nanometer (nm) resist, a 193 nm

resist, a 157 nm resist, an extreme ultra-violet (EUV) resist, or a phenolic resin matrix with a diazonaphthoquinone sensitizer. In another embodiment, the photo-resist layer is composed of a negative photo-resist material such as, but not limited to, poly-cis-isoprene and poly-vinyl-cinnamate.

[0027] In an embodiment, semiconductor wafer or substrate 204 is composed of a material suitable to withstand a fabrication process and upon which semiconductor processing layers may suitably be disposed. For example, in one embodiment, semiconductor wafer or substrate 204 is composed of a group IV-based material such as, but not limited to, crystalline silicon, germanium or silicon/germanium. In a specific embodiment, providing semiconductor wafer 204 includes providing a monocrystalline silicon substrate. In a particular embodiment, the monocrystalline silicon substrate is doped with impurity atoms. In another embodiment, semiconductor wafer or substrate 204 is composed of a III-V material such as, e.g., a III-V material substrate used in the fabrication of light emitting diodes (LEDs).

[0028] In an embodiment, semiconductor wafer or substrate 204 has disposed thereon or therein, as a portion of the integrated circuits 206, an array of semiconductor devices. Examples of such semiconductor devices include, but are not limited to, memory devices or complimentary metal-oxide-semiconductor (CMOS) transistors fabricated in a silicon substrate and encased in a dielectric layer. A plurality of metal interconnects may be formed above the devices or transistors, and in surrounding dielectric layers, and may be used to electrically couple the devices or transistors to form the integrated circuits 206. Materials making up the streets 207 may be similar to or the same as those materials used to form the integrated circuits 206. For example, streets 207 may be composed of layers of dielectric materials, semiconductor materials, and metallization. In one embodiment, one or more of the streets 207 includes test devices similar to the actual devices of the integrated circuits 206.

[0029] Referring to operation 104 of Flowchart 100, and corresponding Figure 2B, the mask 202 is patterned with a galvanic laser scribing process to provide a patterned mask 208 with gaps 210, exposing regions of the semiconductor wafer or substrate 204 between the integrated circuits 206. As such, the laser scribing process is used to remove the material of the streets 207 originally formed between the integrated circuits 206. In accordance with an embodiment of the present invention,

patterning the mask 202 with the galvanic laser scribing process includes forming trenches 212 partially into the regions of the semiconductor wafer 204 between the integrated circuits 206, as depicted in Figure 2B. It is to be understood that reference to galvo motion movement, in an embodiment, refers to movement of a laser beam or spot and not the actual entire laser apparatus itself. In such embodiments, “laser” refers to the laser box which remains idle while the beam or spot is moved.

[0030] In an embodiment, a linear X-Y stage and a galvanic motion (Galvo) set are synchronized for the laser scribing operation. For example, in one embodiment, the X-Y stage moves at relatively low speed (e.g., typically a few hundred millimeters/second) to ensure low vibration and smooth motion, while galvanic motion is performed simultaneously at a relatively high speed (e.g., a few meters per second) with high position accuracy. In a specific embodiment, an overall (average) scribing speed approximately in the range of 600 millimeters/second to 2 meters/second is achieved in this manner.

[0031] Depending on the die density and stack structures, the synchronized stage and Galvo motion may be performed in a variety of approaches. For example, in an embodiment, a stage is moved along one axis while Galvo scans along the perpendicular direction simultaneously. In another embodiment, the stage movement and Galvo scans are performed along the same axis at the same time. In yet another embodiment, the entire wafer or substrate undergoing singulation is predefined as several blocks based on the Galvo scan field size of required positioning accuracy. The Galvo scans over the scan field along two axes sequentially. Then, the stage moves along the two axes as well to move the Galvo scan to the next scan field.

[0032] In an embodiment, using the galvanic laser scribing process to provide the patterned mask 208, tight throughput and positioning accuracy targets can be achieved on a significantly smaller machine foot print. Furthermore, in one embodiment, using the galvanic laser scribing process enables use of up to an approximately 10 MHz frequency laser with proper pulse overlap for good process quality. In doing so, the laser ablation process can be scaled to higher throughput, which may otherwise cause very large pulse overlap which may generate too much heat accumulation and defect formation.

[0033] In an example, Figure 3 illustrates a galvanic laser scribing process involving a stage moved along one axis with Galvo scans performed concurrently along a perpendicular axis, in accordance with an embodiment of the present

invention. Referring to Figure 3, a wafer or substrate 300 is subjected to a laser ablation process involving a synchronized stage movement 302 and a Galvo scan 304. In one embodiment, the stage movement is along the X direction, while the Galvo scan 304 scribes along the Y direction, as depicted in Figure 3. Referring to the depicted black subscribes, a stage carrying the wafer or substrate 300 moves along the X direction to enable formation of the plurality of subscribes along the Y direction from one end of the wafer or substrate 300 to the other. The Galvo scans along the Y direction to form the plurality of subscribes. Referring to the depicted white subscribes, when the other end of wafer or substrate 300 is reached, the stage is stepped in the Y direction by approximately the length of the black subscribes (e.g., with scribed line stitching overlap considered). The Galvo scan is then used to form the depicted white subscribes. The stage moves along the X axis (but in the opposite direction) creating new scribers along the Y direction. The iterations are performed until entire wafer or substrate 300 is scribed.

[0034] In another example, Figures 4A and 4B illustrate a galvanic laser scribing process involving a stage moved along the same axis as the axis of Galvo scans performed concurrently therewith, in accordance with an embodiment of the present invention. Referring to Figure 4A, a wafer or substrate 400 is subjected to a laser ablation process involving a synchronized stage movement 402 and a Galvo scan 404. In one embodiment, the stage movement is along the X direction and the Galvo scan 404 also scribes along the X direction, as depicted in Figure 4A. Referring to the depicted black subscribes, a stage carrying the wafer or substrate 400 moves along the X direction to enable formation of the plurality of subscribes by Galvo scan along the X direction at one end of the wafer or substrate 400. Referring to the depicted white subscribes, when the first scan is completed, the stage is stepped by approximately the length of the black subscribes (e.g., with scribed line stitching overlap considered). The Galvo scan is then used to form the depicted white subscribes. The iterations are performed until entire wafer or substrate 400 is scribed. Figure 4B illustrates a particular embodiment of the same-axis type of scan and stage synchronization where a first iteration step i is performed, followed by a second iteration step $i + 1$.

[0035] In some embodiments, it is desirable to form portions of multiple lines with a single scanner at a particular longitudinal position of a substrate or wafer undergoing singulation. Since the substrate or wafer may move longitudinally

through the scribing device, in one embodiment, the scanner devices directs each beam laterally so as to form portions or segments of the latitudinal lines within the active area of each scanner device. In one embodiment, each scribe line is actually formed of a series of overlapping scribe dots, each being formed by a pulse of the laser directed to a particular position on the substrate or wafer. In order to form continuous lines, the dots may sufficiently overlap, such as by about 25% by area. Portions from each active area must then also overlap in order to prevent gaps. The overlap regions between dots formed by separate active areas may represent the beginning of each scan portion in a serpentine approach. In such an example, where there are x regions, if there are x scanner devices then the pattern can be formed via a single pass of the substrate or wafer through the device, as each scanning device can form one of the x overlapping portions and continuous lines can be thus be formed on a single pass. If, however, there are fewer scanning devices (e.g., one scanning device) than are necessary to form the number of regions, or the active areas are such that each scanning device is unable to scribe one of these segments, then the substrate may have to make multiple passes through the device.

[0036] In an embodiment, each scanning device scans according to a pattern at each of a plurality of longitudinal positions of the substrate or wafer. The patterns are used for a latitudinal region along a longitudinal direction, in order to form a segment of each of the scribe lines in a first longitudinal pass of the substrate or wafer through the device. A second segment of each line then is formed using the pattern in an opposite longitudinal pass of the substrate or wafer. The pattern is, in one embodiment, a serpentine pattern that allows multiple line segments to be formed by a scanning device for a given longitudinal position of the substrate or wafer. In one example, the patterns are made by a first scanner as the substrate or wafer travels through the device in a first longitudinal direction. That same scanner can utilize the pattern of when the substrate or wafer is then directed back in the opposite longitudinal direction, and so on, in order to form the sequential lines on the substrate or wafer.

[0037] It is to be understood that scribing may be performed using the same pattern in the same direction, such as when scribing does not occur when the substrate or wafer moves in the opposite longitudinal direction. Also, certain embodiments may move the substrate or wafer laterally between passes, while other embodiments may move the scanners, lasers, optical elements, or other components laterally

relative to the substrate or wafer. Such a pattern may be used with one or multiple scanning devices.

[0038] In many embodiments, a latitudinal movement occurs for a set of line segments, then the substrate or wafer is moved longitudinally, then another latitudinal movement occurs to form another set, and so on. In many embodiments, the substrate or wafer moves longitudinally at a constant rate, such that the latitudinal movement back and forth requires different scribing patterns between latitudinal passes. These embodiments may result in an alternating of patterns.

[0039] Since the scribing for certain areas may occurs during latitudinal motion, however, a pattern may be used that accounts for this motion. If everything was stationary when scribing a portion, then a substantially rectangular pattern could be used at each position. In certain embodiments, motion is relatively continuous, however, as this approach minimizes errors due to stopping and starting, etc. When the system is moving laterally, a simple rectangular pattern approach may not result in substantially evenly-spaced and overlapping line portions.

[0040] Accordingly, scan patterns may be used that take into account this latitudinal movement. For example, for a serpentine pattern, if the position of the scanning device relative to the substrate or wafer is such that there is no longitudinal movement during latitudinal scanning, then the scanning device will have to account for the fact that the latitudinal position has changed since the scribing of the first line segment when starting the second line segment of the pattern. In one such embodiment, each pattern accounts for this by laterally offsetting the second line segment (and each subsequent line segment). The offset may be determined by, and calibrated to, the velocity of the latitudinal movement. The latitudinal motion can be due to movement of the scanning device, laser device, substrate or wafer, or a combination thereof. When the latitudinal motion is in the opposite direction, the patterns may have to account for latitudinal motion in the opposite direction and thus have an offset between line segments in the opposite direction.

[0041] While serpentine patterns can minimize the amount of scan travel, and in some embodiments might slightly improve throughput, other embodiments utilize patterns that always scan in the same latitudinal direction. For example, a pattern may compensate for lateral movement of the scanners, e.g., in a first direction. In such an example, however, the scan patterns may move left to right for this lateral movement, creating what is referred to herein as a raster pattern. While more motion

of the scanner might be required between scribe lines, the scribing is in the same direction for a given direction of lateral motion, such that differences in scan patterns may not have to be calculated. For example, in a serpentine pattern a first line would be in a first direction that is the same as the motion of the scanner, so the spacing of the pattern would be a first distance. For the next line, if the formation of the line goes in the opposite direction against the direction of movement of the scanner, then a different pattern spacing may need to be calculated that takes into account the different direction (and change in relative velocity) of the substrate relative to the scanner. In order to avoid such calculations and calibrations, a raster pattern can be used that forms scribe lines with (or against) the direction of motion of the scanners.

[0042] Further, in an embodiment, since the active area or scan field for each scanning device is moving during scanning, the pattern that is scribed is less than the overall size of the scan field, and may be determined in part by the velocity of the motion. As a scan field is moved to the right relative to the substrate or wafer, the last line segment that is scribed will begin near the trailing edge of the scan field. When the first pattern is scribed, then the position of the scan field is in position to start with the next pattern. In order to ensure continuous lines, the end of the line segments of each pattern should, in one embodiment, overlap with the line segments of any adjacent line segments. In one embodiment, the overlap between scribe marks or scribe dots typically is on the order of about 25%. At the ends of the lines, however, the overlap may be greater, such as on the order of about 50%, in order to account for positioning errors between spots and to ensure stitching of the various line segments to form a continuous line.

[0043] In an exemplary embodiment, a scan field starts at one end of a serpentine pattern, and moves laterally to the right using alternating patterns (e.g., A, B, A, B, etc.) until reaching the end of the lines for that scanning device at that scribing position. At the end of the lines, the substrate or wafer is moved longitudinally to advance the scanning device to the next scribing position, and the latitudinal movement occurs in the opposite direction. In this direction, the opposing patterns are used (e.g., C, D, C, D, etc.) until reaching the end of the scan lines in this direction at this scribe position. As can be seen, each scan position results in a number of line segments being scribed, and a number of patterns stitched together to form longer line segments. An appropriate number can be used as would be apparent

to one of ordinary skill in the art. The back and forth patterning is continued until reaching the end of the scribe area.

[0044] In an embodiment, a train of laser pulses may be used in reference to operation 104 of Flowchart 100. Depending on the complexity of layers being ablated, a train of single pulses may not provide optimal energy for ablation performance. However, delivering a greater intensity in a single pulse duration may lead to defect formation. Instead, in an embodiment, a train of multiple-pulse bursts is used for the ablation.

[0045] Even with the use of galvanic laser scribing, the use of a femtosecond-based laser (versus, e.g., a picosecond-based laser or a nanosecond-based laser) may be used to further optimize ablation performance of a complex stack of layers undergoing a singulation process. Thus, in an embodiment, patterning the mask 206 with the laser scribing process includes using a laser having a pulse width in the femtosecond range. Specifically, a laser with a wavelength in the visible spectrum plus the ultra-violet (UV) and infra-red (IR) ranges (totaling a broadband optical spectrum) may be used to provide a femtosecond-based laser, i.e., a laser with a pulse width on the order of the femtosecond (10^{-15} seconds). In one embodiment, ablation is not, or is essentially not, wavelength dependent and is thus suitable for complex films such as films of the mask 202, the streets 207 and, possibly, a portion of the semiconductor wafer or substrate 204.

[0046] Figure 5 illustrates the effects of using a laser pulse width in the femtosecond range versus longer pulse widths, in accordance with an embodiment of the present invention. Referring to Figure 5, by using a laser pulse width in the femtosecond range heat damage issues are mitigated or eliminated (e.g., minimal to no damage 502C with femtosecond processing of a via 500C) versus longer pulse widths (e.g., damage 502B with picosecond processing of a via 500B and significant damage 502A with nanosecond processing of a via 500A). The elimination or mitigation of damage during formation of via 500C may be due to a lack of low energy recoupling (as is seen for picosecond-based laser ablation) or thermal equilibrium (as is seen for nanosecond-based laser ablation), as depicted in Figure 5.

[0047] Laser parameters selection, such as pulse width, may be critical to developing a successful laser scribing and dicing process that minimizes chipping, microcracks and delamination in order to achieve clean laser scribe cuts. The cleaner the laser scribe cut, the smoother an etch process that may be performed for ultimate

die singulation. In semiconductor device wafers, many functional layers of different material types (e.g., conductors, insulators, semiconductors) and thicknesses are typically disposed thereon. Such materials may include, but are not limited to, organic materials such as polymers, metals, or inorganic dielectrics such as silicon dioxide and silicon nitride.

[0048] A street between individual integrated circuits disposed on a wafer or substrate may include the similar or same layers as the integrated circuits themselves. For example, Figure 6 illustrates a cross-sectional view of a stack of materials that may be used in a street region of a semiconductor wafer or substrate, in accordance with an embodiment of the present invention.

[0049] Referring to Figure 6, a street region 600 includes the top portion 602 of a silicon substrate, a first silicon dioxide layer 604, a first etch stop layer 606, a first low K dielectric layer 608 (e.g., having a dielectric constant of less than the dielectric constant of 4.0 for silicon dioxide), a second etch stop layer 610, a second low K dielectric layer 612, a third etch stop layer 614, an undoped silica glass (USG) layer 616, a second silicon dioxide layer 618, and a layer of photo-resist 620, with relative thicknesses depicted. Copper metallization 622 is disposed between the first and third etch stop layers 606 and 614 and through the second etch stop layer 610. In a specific embodiment, the first, second and third etch stop layers 606, 610 and 614 are composed of silicon nitride, while low K dielectric layers 608 and 612 are composed of a carbon-doped silicon oxide material.

[0050] Under conventional laser irradiation (such as nanosecond-based or picosecond-based laser irradiation), the materials of street 600 behave quite differently in terms of optical absorption and ablation mechanisms. For example, dielectrics layers such as silicon dioxide, is essentially transparent to all commercially available laser wavelengths under normal conditions. By contrast, metals, organics (e.g., low K materials) and silicon can couple photons very easily, particularly in response to nanosecond-based or picosecond-based laser irradiation. In an embodiment, a galvanic laser scribing process is used to pattern a layer of silicon dioxide, a layer of low K material, and a layer of copper with a femtosecond-based laser scribing process by ablating the layer of silicon dioxide prior to ablating the layer of low K material and the layer of copper.

[0051] In accordance with an embodiment of the present invention, suitable femtosecond-based laser processes are characterized by a high peak intensity

(irradiance) that usually leads to nonlinear interactions in various materials. In one such embodiment, the femtosecond laser sources have a pulse width approximately in the range of 10 femtoseconds to 500 femtoseconds, although preferably in the range of 100 femtoseconds to 400 femtoseconds. In one embodiment, the femtosecond laser sources have a wavelength approximately in the range of 1570 nanometers to 200 nanometers, although preferably in the range of 540 nanometers to 250 nanometers. In one embodiment, the laser and corresponding optical system provide a focal spot at the work surface approximately in the range of 3 microns to 15 microns, though preferably approximately in the range of 5 microns to 10 microns.

[0052] The spacial beam profile at the work surface may be a single mode (Gaussian) or have a shaped top-hat profile. In an embodiment, the laser source delivers pulse energy at the work surface approximately in the range of 0.5 uJ to 100 uJ, although preferably approximately in the range of 1uJ to 5uJ. In an embodiment, the laser scribing process runs along a work piece surface at a speed approximately in the range of 300mm/sec to 5m/sec, although preferably approximately in the range of 500mm/sec to 2m/sec.

[0053] The scribing process may be run in single pass only, or in multiple passes, but, in an embodiment, preferably 1-2 passes. In one embodiment, the scribing depth in the work piece is approximately in the range of 5 microns to 50 microns deep, preferably approximately in the range of 10 microns to 20 microns deep. In an embodiment, the kerf width of the laser beam generated is approximately in the range of 2 microns to 15 microns, although in silicon wafer scribing/dicing preferably approximately in the range of 6 microns to 10 microns, measured at the device/silicon interface.

[0054] Laser parameters may be selected with benefits and advantages such as providing sufficiently high laser intensity to achieve ionization of inorganic dielectrics (e.g., silicon dioxide) and to minimize delamination and chipping caused by underlayer damage prior to direct ablation of inorganic dielectrics. Also, parameters may be selected to provide meaningful process throughput for industrial applications with precisely controlled ablation width (e.g., kerf width) and depth. As described above, a femtosecond-based laser is far more suitable to providing such advantages, as compared with picosecond-based and nanosecond-based laser ablation processes.

[0055] However, even in the spectrum of femtosecond-based laser ablation, certain wavelengths may provide better performance than others. For example, in one embodiment, a femtosecond-based laser process having a wavelength closer to or in the UV range provides a cleaner ablation process than a femtosecond-based laser process having a wavelength closer to or in the IR range. In a specific such embodiment, a femtosecond-based laser process suitable for semiconductor wafer or substrate scribing is based on a laser having a wavelength of approximately less than or equal to 540 nanometers. In a particular such embodiment, pulses of approximately less than or equal to 400 femtoseconds of the laser having the wavelength of approximately less than or equal to 540 nanometers are used. However, in an alternative embodiment, dual laser wavelengths (e.g., a combination of an IR laser and a UV laser) are used.

[0056] Referring to operation 106 of Flowchart 100, and corresponding Figure 2C, the semiconductor wafer 204 is etched through the gaps 210 in the patterned mask 208 to singulate the integrated circuits 206. In accordance with an embodiment of the present invention, etching the semiconductor wafer 204 includes ultimately etching entirely through semiconductor wafer 204, as depicted in Figure 2C, by etching the trenches 212 initially formed with the galvanic laser scribing process.

[0057] In an embodiment, etching the semiconductor wafer 204 includes using a plasma etching process. In one embodiment, a through-silicon via type etch process is used. For example, in a specific embodiment, the etch rate of the material of semiconductor wafer 204 is greater than 25 microns per minute. An ultra-high-density plasma source may be used for the plasma etching portion of the die singulation process. An example of a process chamber suitable to perform such a plasma etch process is the Applied Centura® Silvia™ Etch system available from Applied Materials of Sunnyvale, CA, USA. The Applied Centura® Silvia™ Etch system combines the capacitive and inductive RF coupling, which gives much more independent control of the ion density and ion energy than was possible with the capacitive coupling only, even with the improvements provided by magnetic enhancement. This combination enables effective decoupling of the ion density from ion energy, so as to achieve relatively high density plasmas without the high, potentially damaging, DC bias levels, even at very low pressures. This results in an exceptionally wide process window. However, any plasma etch chamber capable of etching silicon may be used. In an exemplary embodiment, a deep silicon etch is used

to etch a single crystalline silicon substrate or wafer 404 at an etch rate greater than approximately 40% of conventional silicon etch rates while maintaining essentially precise profile control and virtually scallop-free sidewalls. In a specific embodiment, a through-silicon via type etch process is used. The etch process is based on a plasma generated from a reactive gas, which generally is a fluorine-based gas such as SF₆, C₄F₈, CHF₃, XeF₂, or any other reactant gas capable of etching silicon at a relatively fast etch rate. In an embodiment, the mask layer 208 is removed after the singulation process, as depicted in Figure 2C.

[0058] Accordingly, referring again to Flowchart 100 and Figures 2A-2C, wafer dicing may be preformed by initial ablation using a galvanic laser scribing process to ablate through a mask layer, through wafer streets (including metallization), and partially into a silicon substrate. Die singulation may then be completed by subsequent through-silicon deep plasma etching. A specific example of a materials stack for dicing is described below in association with Figures 7A-7D, in accordance with an embodiment of the present invention.

[0059] Referring to Figure 7A, a materials stack for hybrid laser ablation and plasma etch dicing includes a mask layer 702, a device layer 704, and a substrate 706. The mask layer, device layer, and substrate are disposed above a die attach film 708 which is affixed to a backing tape 710. In an embodiment, the mask layer 702 is a photo-resist layer such as the photo-resist layers described above in association with mask 202. The device layer 704 includes an inorganic dielectric layer (such as silicon dioxide) disposed above one or more metal layers (such as copper layers) and one or more low K dielectric layers (such as carbon-doped oxide layers). The device layer 704 also includes streets arranged between integrated circuits, the streets including the same or similar layers to the integrated circuits. The substrate 706 is a bulk single-crystalline silicon substrate.

[0060] In an embodiment, the bulk single-crystalline silicon substrate 706 is thinned from the backside prior to being affixed to the die attach film 708. The thinning may be performed by a backside grind process. In one embodiment, the bulk single-crystalline silicon substrate 706 is thinned to a thickness approximately in the range of 50 – 100 microns. It is important to note that, in an embodiment, the thinning is performed prior to a laser ablation and plasma etch dicing process. In an embodiment, the photo-resist layer 702 has a thickness of approximately 5 microns and the device layer 704 has a thickness approximately in the range of 2 – 3 microns.

In an embodiment, the die attach film 708 (or any suitable substitute capable of bonding a thinned or thin wafer or substrate to the backing tape 710) has a thickness of approximately 20 microns.

[0061] Referring to Figure 7B, the mask 702, the device layer 704 and a portion of the substrate 706 are patterned with a galvanic laser scribing process 712 to form trenches 714 in the substrate 706. Referring to Figure 7C, a through-silicon deep plasma etch process 716 is used to extend the trench 714 down to the die attach film 708, exposing the top portion of the die attach film 708 and singulating the silicon substrate 706. The device layer 704 is protected by the photo-resist layer 702 during the through-silicon deep plasma etch process 716.

[0062] Referring to Figure 7D, the singulation process may further include patterning the die attach film 708, exposing the top portion of the backing tape 710 and singulating the die attach film 708. In an embodiment, the die attach film is singulated by a laser process or by an etch process. Further embodiments may include subsequently removing the singulated portions of substrate 706 (e.g., as individual integrated circuits) from the backing tape 710. In one embodiment, the singulated die attach film 708 is retained on the back sides of the singulated portions of substrate 706. Other embodiments may include removing the masking photo-resist layer 702 from the device layer 704. In an alternative embodiment, in the case that substrate 706 is thinner than approximately 50 microns, the laser ablation process 712 is used to completely singulate substrate 706 without the use of an additional plasma process.

[0063] Subsequent to singulating the die attach film 708, in an embodiment, the masking photo-resist layer 702 is removed from the device layer 704. In an embodiment, the singulated integrated circuits are removed from the backing tape 710 for packaging. In one such embodiment, the patterned die attach film 708 is retained on the backside of each integrated circuit and included in the final packaging. However, in another embodiment, the patterned die attach film 708 is removed during or subsequent to the singulation process.

[0064] A single process tool may be configured to perform many or all of the operations in a hybrid laser train with galvanic laser ablation and plasma etch singulation process. For example, Figure 8 illustrates a block diagram of a tool layout for laser and plasma dicing of wafers or substrates, in accordance with an embodiment of the present invention.

[0065] Referring to Figure 8, a process tool 800 includes a factory interface 802 (FI) having a plurality of load locks 804 coupled therewith. A cluster tool 806 is coupled with the factory interface 802. The cluster tool 806 includes one or more plasma etch chambers, such as plasma etch chamber 808. A laser scribe apparatus 810 is also coupled to the factory interface 802. The overall footprint of the process tool 800 may be, in one embodiment, approximately 3500 millimeters (3.5 meters) by approximately 3800 millimeters (3.8 meters), as depicted in Figure 8.

[0066] In an embodiment, the laser scribe apparatus 810 houses a laser apparatus configured to perform a galvanic laser scribing process. The laser is suitable for performing a laser ablation portion of a hybrid laser and etch singulation process, such as the laser ablation processes described above. In one embodiment, a moveable stage is also included in laser scribe apparatus 810, the moveable stage configured for moving a wafer or substrate (or a carrier thereof) relative to the laser. In a specific embodiment, as described above the laser is also moveable. The overall footprint of the laser scribe apparatus 810 may be, in one embodiment, approximately 2240 millimeters by approximately 1270 millimeters, as depicted in Figure 8.

[0067] In an embodiment, the laser scribe apparatus 810 includes a power-attenuation aperture placed along each beam path to finely adjust laser power and beam size. In an embodiment, an attenuating element is placed along each beam path to attenuate the beam portion, adjusting an intensity or strength of the pulses in that portion. In an embodiment, a shutter is placed along each beam path to control the shape of each pulse of the beam portion. In an embodiment, an auto-focusing element is placed along each beam path to focus the beam portion onto one or more scanning mirrors. The one or more scanning mirrors can be actuated about one or more axes, for example, one or more galvanic scanning mirrors can be actuated about an x-axis and a y-axis to provide for two-dimensional scanning of the laser output. In an embodiment, the one or more scanning mirrors are individual galvanic scanning mirrors as opposed to a scan head. Each of the scanned beam portions (which may be only one) can then be passed through a focus optical assembly, which in an embodiment, includes a telecentric lens. In an embodiment, using a galvanic laser scribing process enables use of up to an approximately 10 MHz frequency laser with proper pulse overlap for good process quality.

[0068] In an embodiment, the one or more plasma etch chambers 808 is configured for etching a wafer or substrate through the gaps in a patterned mask to

singulate a plurality of integrated circuits. In one such embodiment, the one or more plasma etch chambers 808 is configured to perform a deep silicon etch process. In a specific embodiment, the one or more plasma etch chambers 808 is an Applied Centura® Silvia™ Etch system, available from Applied Materials of Sunnyvale, CA, USA. The etch chamber may be specifically designed for a deep silicon etch used to create singulate integrated circuits housed on or in single crystalline silicon substrates or wafers. In an embodiment, a high-density plasma source is included in the plasma etch chamber 808 to facilitate high silicon etch rates. In an embodiment, more than one etch chamber is included in the cluster tool 806 portion of process tool 800 to enable high manufacturing throughput of the singulation or dicing process.

[0069] The factory interface 802 may be a suitable atmospheric port to interface between an outside manufacturing facility with laser scribe apparatus 810 and cluster tool 806. The factory interface 802 may include robots with arms or blades for transferring wafers (or carriers thereof) from storage units (such as front opening unified pods) into either cluster tool 806 or laser scribe apparatus 810, or both.

[0070] Cluster tool 806 may include other chambers suitable for performing functions in a method of singulation. For example, in one embodiment, in place of an additional etch chamber, a deposition chamber 812 is included. The deposition chamber 812 may be configured for mask deposition on or above a device layer of a wafer or substrate prior to laser scribing of the wafer or substrate. In one such embodiment, the deposition chamber 812 is suitable for depositing a photo-resist layer. In another embodiment, in place of an additional etch chamber, a wet/dry station 814 is included. The wet/dry station may be suitable for cleaning residues and fragments, or for removing a mask, subsequent to a laser scribe and plasma etch singulation process of a substrate or wafer. In an embodiment, a metrology station is also included as a component of process tool 800.

[0071] Embodiments of the present invention may be provided as a computer program product, or software, that may include a machine-readable medium having stored thereon instructions, which may be used to program a computer system (or other electronic devices) to perform a process according to embodiments of the present invention. In one embodiment, the computer system is coupled with process tool 800 described in association with Figure 8. A machine-readable medium includes any mechanism for storing or transmitting information in a form readable by

a machine (e.g., a computer). For example, a machine-readable (e.g., computer-readable) medium includes a machine (e.g., a computer) readable storage medium (e.g., read only memory (“ROM”), random access memory (“RAM”), magnetic disk storage media, optical storage media, flash memory devices, etc.), a machine (e.g., computer) readable transmission medium (electrical, optical, acoustical or other form of propagated signals (e.g., infrared signals, digital signals, etc.)), etc.

[0072] Figure 9 illustrates a diagrammatic representation of a machine in the exemplary form of a computer system 900 within which a set of instructions, for causing the machine to perform any one or more of the methodologies described herein, may be executed. In alternative embodiments, the machine may be connected (e.g., networked) to other machines in a Local Area Network (LAN), an intranet, an extranet, or the Internet. The machine may operate in the capacity of a server or a client machine in a client-server network environment, or as a peer machine in a peer-to-peer (or distributed) network environment. The machine may be a personal computer (PC), a tablet PC, a set-top box (STB), a Personal Digital Assistant (PDA), a cellular telephone, a web appliance, a server, a network router, switch or bridge, or any machine capable of executing a set of instructions (sequential or otherwise) that specify actions to be taken by that machine. Further, while only a single machine is illustrated, the term “machine” shall also be taken to include any collection of machines (e.g., computers) that individually or jointly execute a set (or multiple sets) of instructions to perform any one or more of the methodologies described herein.

[0073] The exemplary computer system 900 includes a processor 902, a main memory 904 (e.g., read-only memory (ROM), flash memory, dynamic random access memory (DRAM) such as synchronous DRAM (SDRAM) or Rambus DRAM (RDRAM), etc.), a static memory 906 (e.g., flash memory, static random access memory (SRAM), etc.), and a secondary memory 918 (e.g., a data storage device), which communicate with each other via a bus 930.

[0074] Processor 902 represents one or more general-purpose processing devices such as a microprocessor, central processing unit, or the like. More particularly, the processor 902 may be a complex instruction set computing (CISC) microprocessor, reduced instruction set computing (RISC) microprocessor, very long instruction word (VLIW) microprocessor, processor implementing other instruction sets, or processors implementing a combination of instruction sets. Processor 902 may also be one or more special-purpose processing devices such as an application

specific integrated circuit (ASIC), a field programmable gate array (FPGA), a digital signal processor (DSP), network processor, or the like. Processor 902 is configured to execute the processing logic 926 for performing the operations described herein.

[0075] The computer system 900 may further include a network interface device 908. The computer system 900 also may include a video display unit 910 (e.g., a liquid crystal display (LCD), a light emitting diode display (LED), or a cathode ray tube (CRT)), an alphanumeric input device 912 (e.g., a keyboard), a cursor control device 914 (e.g., a mouse), and a signal generation device 916 (e.g., a speaker).

[0076] The secondary memory 918 may include a machine-accessible storage medium (or more specifically a computer-readable storage medium) 931 on which is stored one or more sets of instructions (e.g., software 922) embodying any one or more of the methodologies or functions described herein. The software 922 may also reside, completely or at least partially, within the main memory 904 and/or within the processor 902 during execution thereof by the computer system 900, the main memory 904 and the processor 902 also constituting machine-readable storage media. The software 922 may further be transmitted or received over a network 920 via the network interface device 908.

[0077] While the machine-accessible storage medium 931 is shown in an exemplary embodiment to be a single medium, the term “machine-readable storage medium” should be taken to include a single medium or multiple media (e.g., a centralized or distributed database, and/or associated caches and servers) that store the one or more sets of instructions. The term “machine-readable storage medium” shall also be taken to include any medium that is capable of storing or encoding a set of instructions for execution by the machine and that cause the machine to perform any one or more of the methodologies of the present invention. The term “machine-readable storage medium” shall accordingly be taken to include, but not be limited to, solid-state memories, and optical and magnetic media.

[0078] In accordance with an embodiment of the present invention, a machine-accessible storage medium has instructions stored thereon which cause a data processing system to perform a method of dicing a semiconductor wafer having a plurality of integrated circuits. The method includes forming a mask above the semiconductor wafer, the mask composed of a layer covering and protecting the integrated circuits. The mask is then patterned with a galvanic laser scribing process

to provide a patterned mask with gaps. Regions of the semiconductor wafer are exposed between the integrated circuits. The semiconductor wafer is then etched through the gaps in the patterned mask to singulate the integrated circuits.

[0079] Thus, methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits, have been disclosed. In accordance with an embodiment of the present invention, a method includes dicing a semiconductor wafer having a plurality of integrated circuits includes forming a mask above the semiconductor wafer, the mask composed of a layer covering and protecting the integrated circuits. The method also includes patterning the mask with a galvanic laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the integrated circuits. The method also includes etching the semiconductor wafer through the gaps in the patterned mask to singulate the integrated circuits. In one embodiment, patterning the mask with the galvanic laser scribing process includes moving a stage and a laser concurrently, the stage supporting the semiconductor wafer. In one embodiment, wherein patterning the mask with the galvanic laser scribing process includes moving a stage and a laser iteratively, the stage supporting the semiconductor wafer.

CLAIMS

What is claimed is:

1. A method of dicing a semiconductor wafer comprising a plurality of integrated circuits, the method comprising:
 - forming a mask above the semiconductor wafer, the mask comprising a layer covering and protecting the integrated circuits;
 - patterning the mask with a galvanic laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the integrated circuits; and
 - etching the semiconductor wafer through the gaps in the patterned mask to singulate the integrated circuits.
2. The method of claim 1, wherein patterning the mask with the galvanic laser scribing process comprises moving a stage and a laser beam or spot concurrently, the stage supporting the semiconductor wafer.
3. The method of claim 2, wherein moving the stage and the laser beam or spot concurrently comprises moving the stage along a first axis and laser ablating with the laser beam or spot moving along a second, perpendicular axis.
4. The method of claim 2, wherein moving the stage and the laser beam or spot concurrently comprises moving the stage along an axis and laser ablating with the laser beam or spot moving along the axis.
5. The method of claim 2, wherein moving the stage and the laser beam or spot concurrently comprises moving the stage and laser ablating along the axis at an

average scribing speed approximately in the range of 600 millimeters/second to 2 meters/second.

6. The method of claim 1, wherein patterning the mask with the galvanic laser scribing process comprises moving a stage and a laser beam or spot iteratively, the stage supporting the semiconductor wafer.

7. The method of claim 6, wherein moving the stage and the laser beam or spot iteratively comprises predefining a scribing region as a plurality of blocks, laser ablating with the laser beam or spot moving along two axis within a first of the blocks and, subsequently, moving the stage to a second of the blocks and, subsequently, laser ablating with the laser beam or spot moving along two axis within the second of the blocks.

8. The method of claim 1, wherein patterning the mask with the galvanic laser scribing process comprises using a femtosecond-based laser.

9. A system for dicing a semiconductor wafer comprising a plurality of integrated circuits, the system comprising:

- a factory interface;


- a laser scribe apparatus coupled with the factory interface and comprising a laser having a moveable laser beam or spot, a moveable stage, and one or more galvanic mirrors; and

- a plasma etch chamber coupled with the factory interface.

10. The system of claim 9, wherein the moveable laser beam or spot is an approximately 10 MHz frequency laser.
11. The system of claim 9, wherein the moveable laser beam or spot is a femtosecond-pulsed laser beam or spot.
12. A method of dicing a semiconductor wafer comprising a plurality of integrated circuits, the method comprising:
- forming a polymer layer above a silicon substrate, the polymer layer covering and protecting integrated circuits disposed on the silicon substrate, the integrated circuits comprising a layer of silicon dioxide disposed above a layer of low K material and a layer of copper;
 - patterning the polymer layer, the layer of silicon dioxide, the layer of low K material, and the layer of copper with a galvanic laser scribing process to expose regions of the silicon substrate between the integrated circuits; and
 - etching the silicon substrate through the gaps to singulate the integrated circuits.
13. The method of claim 12, wherein patterning the polymer layer, the layer of silicon dioxide, the layer of low K material, and the layer of copper with the galvanic laser scribing process comprises moving a stage and a laser beam or spot concurrently, the stage supporting the silicon substrate.
14. The method of claim 13, wherein moving the stage and the laser beam or spot concurrently comprises moving the stage along a first axis and laser ablating with the laser moving along a second, perpendicular axis.

15. The method of claim 13, wherein moving the stage and the laser beam or spot concurrently comprises moving the stage along an axis and laser ablating with the laser beam or spot moving along the axis.

FLOWCHART 100

**FIG. 1**




FIG. 2A




FIG. 2B




FIG. 2C






FIG. 3

**FIG. 4A****FIG. 4B**




FIG. 5




FIG. 6




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D





FIG. 8

**FIG. 9**