(11) Application No. AU 2004300982 B2

(19) AUSTRALIAN PATENT OFFICE

(54) Title
Semiconductor device including MOSFET having band-engineered superlattice

(51)⁶ International Patent Classification(s)

H01L 21/8238 20060101ALI2005100 (2006.01) 8BMEP **H01L**

H01L 29/10 (2006.01) 29/15

H01L 29/15 (2006.01) ^{20060101ALI2005100} **H01L** 29/78 (2006.01) ^{8BMEP} **H01L**

H01L 21/8238 29/78

20060101AFI2005100 20060101ALI2005100

8BMEP H01L 8BMEP

29/10 PCT/US2004/020641

(21) Application No: 2004300982 (22) Application Date: 2004_06_28

(87) WIPO No: W005/018005

(30) Priority Data

(31) Number (32) Date (33) Country 10/603,696 2003 .06 .26 US 10/647,069 2003 .08 .22 US 10/603,621 2003 .06 .26 US

(43) Publication Date : 2005 .02 .24

(71) Applicant(s)

RJ Mears, LLC

(72) Inventor(s)

Kreps, Scott A., Yiptong, Jean Augustin Chan Sow Fook, pukovski, Ilija, Hytha, Marek , Mears, Robert J.

(74) Agent/Attorney

PIZZEYS, GPO Box 1374, Brisbane, QLD, 4001

(56) Related Art

JP 62219665

US 4908678

JP 61027681

(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 24 February 2005 (24.02.2005)

PCT

(10) International Publication Number WO 2005/018005 A1

(51) International Patent Classification⁷: H01L 29/15, 29/10

(21) International Application Number:

PCT/US2004/020641

(22) International Filing Date: 28 June 2004 (28.06.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

 10/603,621
 26 June 2003 (26.06.2003)
 US

 10/603,696
 26 June 2003 (26.06.2003)
 US

 10/647,069
 22 August 2003 (22.08.2003)
 US


- (71) Applicant (for all designated States except US): RJ MEARS, LLC [US/US]; 1100 Winter Street, Suite 4700, Waitham, MA 02451 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): MEARS, Robert, J. [GB/US]; 14 Summit Road, Wellesley, MA 02482 (US). YIPTONG, Jean Augustin, Chan Sow Fook [MU/US];

16 Summer Avenue, Apt. 13, Waltham, MA 02452 (US). HYTHA, Marek [CZ/US]; 202 Saint Paul Street, Apt. 32, Brookline, MA 02446 (US). KREPS, Scott, A. [US/US]; 4 Cross Street, Southborough, MA 01772 (US). DUKOVSKI, Ilija [MK/US]; 66 Kensington Street, Apt. 2, Newton, MA 02460 (US).

- (74) Agents: REGAN, Christopher E. et al.; 255 S. Orange Ave, Suite 1401. Orlando, PL 32802-3791 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, II, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MZ, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI.

[Continued on next page]

(54) Title: SEMICONDUCTOR DEVICE INCLUDING MOSFET HAVING BAND ENGINEERED SUPERLATTICE



(57) Abstract: A semiconductor device includes a substrate, and at least one MOSFET adjacent the substrate. The MOSFET may include a superlattice channel that, in turn, includes a plurality of stacked groups of layers. The MOSFET may also include source and drain regions laterally adjacent the superlattice channel, and a gate overlying the superlattice channel for causing transport of charge carriers through the superlattice channel in a parallel direction relative to the stacked groups of layers. Bach group of the superlattice channel may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion, and an energy band-modifying layer thereon. The energy-band modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions so that the superlattice channel may have a higher charge carrier mobility in the parallel direction than would otherwise occur.

WO 2005/018005 A1

FR, GB, GR, IIU, IE, TT, LU, MC, NI., PL, PT, RO, SE, SI, SK, TR), OAPI (BI; BJ, CE, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

with international search report

For two-letter codes and other abbreviations, refer to the "Guid-ance Notes on Codes and Abbreviations" appearing at the begin-ning of each regular issue of the PCT Gazette.

SEMICONDUCTOR DEVICE INCLUDING MOSFET HAVING BAND-ENGINEERED SUPERLATTICE

Field of the Invention

[0001] The present invention relates to the field of semiconductors, and, more particularly, to semiconductors having enhanced properties based upon energy band engineering and associated methods.

Background of the Invention

Structures and techniques have been proposed to [0002] enhance the performance of semiconductor devices, such as by enhancing the mobility of the charge carriers. For example, U.S. Patent Application No. 2003/0057416 to Currie et al. discloses strained material layers of silicon, silicongermanium, and relaxed silicon and also including impurityfree zones that would otherwise cause performance degradation. The resulting biaxial strain in the upper silicon layer alters the carrier mobilities enabling higher speed and/or lower power devices. Published U.S. Patent Application No. 2003/0034529 to Fitzgerald et al. discloses a CMOS inverter also based upon similar strained silicon technology. U.S. Patent No. 6,472,685 B2 to Takagi discloses a semiconductor device including a silicon and carbon layer sandwiched between silicon layers so that the conduction band and valence band of the second silicon layer receive a tensile

strain. Electrons having a smaller effective mass, and which have been induced by an electric field applied to the gate electrode, are confined in the second silicon layer, thus, an n-channel MOSFET is asserted to have a higher mobility.

[0004] U.S. Patent No. 4,937,204 to Ishibashi et al. discloses a superlattice in which a plurality of layers, less than eight monolayers, and containing a fraction or a binary compound semiconductor layers, are alternately and epitaxially

grown. The direction of main current flow is perpendicular to

[0005] U.S. Patent No. 5,357,119 to Wang et al. discloses a Si-Ge short period superlattice with higher mobility achieved by reducing alloy scattering in the superlattice. Along these lines, U.S. Patent No. 5,683,934 to Candelaria discloses an enhanced mobility MOSFET including a channel layer comprising an alloy of silicon and a second material substitutionally present in the silicon lattice at a percentage that places the

[0006] U.S. Patent No. 5,216,262 to Tsu discloses a quantum well structure comprising two barrier regions and a thin epitaxially grown semiconductor layer sandwiched between the barriers. Each barrier region consists of alternate layers of ${\rm SiO_2/Si}$ with a thickness generally in a range of two to six monolayers. A much thicker section of silicon is sandwiched between the barriers.

channel layer under tensile stress.

[0007] An article entitled "Phenomena in silicon nanostructure devices" also to Tsu and published online September 6, 2000 by Applied Physics and Materials Science & Processing, pp. 391-402 discloses a semiconductor-atomic superlattice (SAS) of silicon and oxygen. The Si/O superlattice is disclosed as useful in a silicon quantum and light-emitting devices. In particular, a green electromuminescence diode structure was constructed and tested. Current flow in the diode structure is vertical, that

is, perpendicular to the layers of the SAS. The disclosed SAS may include semiconductor layers separated by adsorbed species such as oxygen atoms, and CO molecules. The silicon growth beyond the adsorbed monolayer of oxygen is described as epitaxial with a fairly low defect density. One SAS structure included a 1.1 nm thick silicon portion that is about eight atomic layers of silicon, and another structure had twice this thickness of silicon. An article to Luo et al. entitled "Chemical Design of Direct-Gap Light-Emitting Silicon" published in Physical Review Letters, Vol. 89, No. 7 (August 12, 2002) further discusses the light emitting SAS structures of Tsu.

[0008] Published International Application WO 02/103,767 Al to Wang, Tsu and Lofgren, discloses a barrier building block of thin silicon and oxygen, carbon, nitrogen, phosphorous, antimony, arsenic or hydrogen to thereby reduce current flowing vertically through the lattice more than four orders of magnitude. The insulating layer/barrier layer allows for low defect epitaxial silicon to be deposited next to the insulating layer.

[0009] Published Great Britain Patent Application 2,347,520 to Mears et al. discloses that principles of Aperiodic Photonic Band-Gap (APBG) structures may be adapted for electronic bandgap engineering. In particular, the application discloses that material parameters, for example, the location of band minima, effective mass, etc, can be tailored to yield new aperiodic materials with desirable band-structure characteristics. Other parameters, such as electrical conductivity, thermal conductivity and dielectric permittivity or magnetic permeability are disclosed as also possible to be designed into the material.

[0010] Despite considerable efforts at materials
engineering to increase the mobility of charge carriers in
semiconductor devices, there is still a need for greater

improvements. Greater mobility may increase device speed and/or reduce device power consumption. With greater mobility, device performance can also be maintained despite the continued shift to smaller device features.

Summary of the Invention

[0011] In view of the foregoing background, it is therefore an object of the present invention to provide a semiconductor device, that includes MOSFETs and wherein the MOSFETs have a higher charge carrier mobility, for example.

This and other objects, features and advantages in [0012] accordance with the invention are provided by a semiconductor device comprising a substrate, and at least one MOSFET adjacent the substrate comprising a superlattice channel. The superlattice channel may include a plurality of stacked groups of layers. More particularly, the MOSFET may include source and drain regions laterally adjacent the superlattice channel, and a gate overlying the superlattice channel for causing transport of charge carriers through the superlattice channel in a parallel direction relative to the stacked groups of layers. Each group of layers of the superlattice channel may comprise a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy bandmodifying layer thereon. Moreover, the energy-band modifying layer may comprise at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions so that the superlattice channel has a higher charge carrier mobility in the parallel direction than would otherwise be present. The superlattice channel may also have a common energy band structure therein.

[0013] The charge carriers may comprise at least one of electrons and holes. In some preferred embodiments, each base semiconductor portion may comprise silicon, and each energy band-modifying layer may comprise oxygen. Each energy band-modifying layer may be a single monolayer thick, and each base

semiconductor portion may be less than eight monolayers thick, such as two to six monolayers thick, for example.

[0014] As a result of the band engineering achieved by the present invention, the superlattice channel may further have a substantially direct energy bandgap. The superlattice channel may further comprise a base semiconductor cap layer on an uppermost group of layers. The gate may include a gate electrode layer and a gate dielectric layer between the gate electrode layer and the base semiconductor cap layer.

[0015] In some embodiments, all of the base semiconductor portions may be a same number of monolayers thick. In other embodiments, at least some of the base semiconductor portions may be a different number of monolayers thick. In still other embodiments, all of the base semiconductor portions may be a different number of monolayers thick. Each non-semiconductor monolayer is desirably thermally stable through deposition of a next layer to thereby facilitate manufacturing.

[0016] Each base semiconductor portion may comprise a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II-VI semiconductors. In addition, each energy band-modifying layer may comprise a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen.

[0017] The higher mobility may result from a lower conductivity effective mass for charge carriers in the parallel direction than would otherwise be present. The lower conductivity effective mass may be less than two-thirds the conductivity effective mass than would otherwise occur. Of course, the superlattice channel may further comprise at least one type of conductivity dopant therein.

Brief Description of the Drawings

[0018] FIG. 1 is a schematic cross-sectional view of a semiconductor device in accordance with the present invention.

[0019] FIG. 2 is a greatly enlarged schematic crosssectional view of the superlattice as shown in FIG. 1.

[0020] FIG. 3 is a perspective schematic atomic diagram of a portion of the superlattice shown in FIG. 1.

[0021] FIG. 4 is a greatly enlarged schematic cross-sectional view of another embodiment of a superlattice that may be used in the device of FIG. 1.

[0022] FIG. 5A is a graph of the calculated band structure from the gamma point (G) for both bulk silicon as in the prior art, and for the 4/1 Si/O superlattice as shown in FIGS. 1-3.

[0023] FIG. 5B is a graph of the calculated band structure from the Z point for both bulk silicon as in the prior art, and for the $4/1~{\rm Si}/{\rm O}$ superlattice as shown in FIGS. 1-3.

[0024] FIG. 5C is a graph of the calculated band structure from both the gamma and Z points for both bulk silicon as in the prior art, and for the 5/1/3/1 Si/O superlattice as shown in FIG. 4.

[0025] FIGS. 6A-6H are schematic cross-sectional views of a portion of another semiconductor device in accordance with the present invention during the making thereof.

Detailed Description of the Preferred Embodiments

[0026] The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout and prime notation is used to indicate similar elements in alternate embodiments.

[0027] The present invention relates to controlling the properties of semiconductor materials at the atomic or

molecular level to achieve improved performance within semiconductor devices. Further, the invention relates to the identification, creation, and use of improved materials for use in the conduction paths of semiconductor devices.

[0028] Applicants theorize, without wishing to be bound thereto, that certain superlattices as described herein reduce the effective mass of charge carriers and that this thereby leads to higher charge carrier mobility. Effective mass is described with various definitions in the literature. As a measure of the improvement in effective mass Applicants use a "conductivity reciprocal effective mass tensor", $M_{\mathfrak{g}}^{-1}$ and $M_{\mathfrak{h}}^{-1}$ for electrons and holes respectively, defined as:

$$\mathbf{M}_{\epsilon,i_{f}}^{-1}(E_{F},T) = \frac{\sum_{E > E_{F}} \int_{B.Z.} \left(\nabla_{\mathbf{k}} E(\mathbf{k},n) \right)_{i} \left(\nabla_{\mathbf{k}} E(\mathbf{k},n) \right)_{j} \frac{\partial f(E(\mathbf{k},n), E_{F},T)}{\partial E} d^{3}\mathbf{k}}{\sum_{E > E_{F}} \int_{B.Z.} f(E(\mathbf{k},n), E_{F},T) d^{3}\mathbf{k}}$$

for electrons and:

$$\mathbf{M}_{h,ij}^{-1}(E_F,T) = \frac{-\sum_{E < E_F} \int_{\mathbf{B},\mathbf{Z}_{-}} \left(\nabla_{\mathbf{k}} E(\mathbf{k}, n)\right)_{i} \left(\nabla_{\mathbf{k}} E(\mathbf{k}, n)\right)_{j} \frac{\partial f(E(\mathbf{k}, n), E_F, T)}{\partial E} d^{3}\mathbf{k}}{\sum_{E < E_F} \int_{\mathbf{R},\mathbf{Z}} \left(1 - f(E(\mathbf{k}, n), E_F, T)\right) d^{3}\mathbf{k}}$$

for holes, where f is the Fermi-Dirac distribution, E_F is the Fermi energy, T is the temperature, $E(\boldsymbol{k},n)$ is the energy of an electron in the state corresponding to wave vector \boldsymbol{k} and the n^{th} energy band, the indices i and j refer to cartesian coordinates x, y and z, the integrals are taken over the Brillouin zone (B.Z.), and the summations are taken over bands with energies above and below the Fermi energy for electrons and holes respectively.

[0029] Applicants' definition of the conductivity reciprocal effective mass tensor is such that a tensorial component of the conductivity of the material is greater for

greater values of the corresponding component of the conductivity reciprocal effective mass tensor. Again Applicants theorize without wishing to be bound thereto that the superlattices described herein set the values of the conductivity reciprocal effective mass tensor so as to enhance the conductive properties of the material, such as typically for a preferred direction of charge carrier transport. The inverse of the appropriate tensor element is referred to as the conductivity effective mass. In other words, to characterize semiconductor material structures, the conductivity effective mass for electrons/holes as described above and calculated in the direction of intended carrier transport is used to distinguish improved materials.

[0030] Using the above-described measures, one can select

materials having improved band structures for specific purposes. One such example would be a superlattice 25 material for a channel region in a CMOS device. A planar MOSFET 20 including the superlattice 25 in accordance with the invention is now first described with reference to FIG. 1. One skilled in the art, however, will appreciate that the materials identified herein could be used in many different types of semiconductor devices, such as discrete devices and/or integrated circuits.

[0031] The illustrated MOSFET 20 includes a substrate 21, source/drain regions 22, 23, source/drain extensions 26, 27, and a channel region therebetween provided by the superlattice 25. Source/drain silicide layers 30, 31 and source/drain contacts 32, 33 overlie the source/drain regions as will be appreciated by those skilled in the art. Regions indicated by dashed lines 34, 35 are optional vestigial portions formed originally with the superlattice, but thereafter heavily doped. In other embodiments, these vestigial superlattice regions 34, 35 may not be present as will also be appreciated by those skilled in the art. A gate 35 illustratively

includes a gate insulating layer **37** adjacent the channel provided by the superlattice **25**, and a gate electrode layer **36** on the gate insulating layer. Sidewall spacers **40**, **41** are also provided in the illustrated MOSFET **20**.

[0032] Applicants have identified improved materials or structures for the channel region of the MOSFET 20. More specifically, the Applicants have identified materials or structures having energy band structures for which the appropriate conductivity effective masses for electrons and/or holes are substantially less than the corresponding values for silicon.

[0033] Referring now additionally to FIGS. 2 and 3, the materials or structures are in the form of a superlattice 25 whose structure is controlled at the atomic or molecular level and may be formed using known techniques of atomic or molecular layer deposition. The superlattice 25 includes a plurality of layer groups 45a-45n arranged in stacked relation as perhaps best understood with specific reference to the schematic cross-sectional view of FIG. 2.

[0034] Each group of layers 45a-45n of the superlattice 25 illustratively includes a plurality of stacked base semiconductor monolayers 46 defining a respective base semiconductor portion 46a-46n and an energy band-modifying layer 50 thereon. The energy band-modifying layers 50 are indicated by stippling in FIG. 2 for clarity of explanation.
[0035] The energy-band modifying layer 50 illustratively comprises one non-semiconductor monolayer constrained within a

comprises one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. In other embodiments, more than one such monolayer may be possible. Applicants theorize without wishing to be bound thereto that energy band-modifying layers 50 and adjacent base semiconductor portions 46a-46n cause the superlattice 25 to have a lower appropriate conductivity effective mass for the charge carriers in the parallel layer direction than would

otherwise be present. Considered another way, this parallel direction is orthogonal to the stacking direction. The band modifying layers 50 may also cause the superlattice 25 to have a common energy band structure. It is also theorized that the semiconductor device, such as the illustrated MOSFET 20, enjoys a higher charge carrier mobility based upon the lower conductivity effective mass than would otherwise be present. In some embodiments, and as a result of the band engineering achieved by the present invention, the superlattice 25 may further have a substantially direct energy bandgap that may be particularly advantageous for opto-electronic devices, for example, as described in further detail below.

[0036] As will be appreciated by those skilled in the art, the source/drain regions 22, 23 and gate 35 of the MOSFET 20 may be considered as regions for causing the transport of charge carriers through the superlattice in a parallel direction relative to the layers of the stacked groups 45a-45n. Other such regions are also contemplated by the present invention.

[0037] The superlattice 25 also illustratively includes a cap layer 52 on an upper layer group 45n. The cap layer 52 may comprise a plurality of base semiconductor monolayers 46. The cap layer 52 may have between 2 to 100 monolayers of the base semiconductor, and, more preferably between 10 to 50 monolayers.

[0038] Each base semiconductor portion 46a-46n may comprise a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II-VI semiconductors. Of course, the term Group IV semiconductors also includes Group IV-IV semiconductors as will be appreciated by those skilled in the art.

[0039] Each energy band-modifying layer 50 may comprise a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen, for example.

The non-semiconductor is also desirably thermally stable through deposition of a next layer to thereby facilitate manufacturing. In other embodiments, the non-semiconductor may be another inorganic or organic element or compound that is compatible with the given semiconductor processing as will be appreciated by those skilled in the art.

[0040] It should be noted that the term monolayer is meant to include a single atomic layer and also a single molecular layer. It is also noted that the energy band-modifying layer 50 provided by a single monolayer is also meant to include a monolayer wherein not all of the possible sites are occupied. For example, with particular reference to the atomic diagram of FIG. 3, a 4/1 repeating structure is illustrated for silicon as the base semiconductor material, and oxygen as the energy band-modifying material. Only half of the possible sites for oxygen are occupied. In other embodiments and/or with different materials this one half occupation would not necessarily be the case as will be appreciated by those skilled in the art. Indeed it can be seen even in this schematic diagram, that individual atoms of oxygen in a given monolayer are not precisely aligned along a flat plane as will also be appreciated by those of skill in the art of atomic deposition.

[0041] Silicon and oxygen are currently widely used in conventional semiconductor processing, and, hence, manufacturers will be readily able to use these materials as described herein. Atomic or monolayer deposition is also now widely used. Accordingly, semiconductor devices incorporating the superlattice 25 in accordance with the invention may be readily adopted and implemented as will be appreciated by those skilled in the art.

[0042] It is theorized without Applicants wishing to be bound thereto, that for a superlattice, such as the Si/O superlattice, for example, that the number of silicon

monolayers should desirably be seven or less so that the energy band of the superlattice is common or relatively uniform throughout to achieve the desired advantages. The 4/1 repeating structure shown in FIGS. 2 and 3, for Si/O has been modeled to indicate an enhanced mobility for electrons and holes in the X direction. For example, the calculated conductivity effective mass for electrons (isotropic for bulk silicon) is 0.26 and for the 4/1 SiO superlattice in the X direction it is 0.12 resulting in a ratio of 0.46. Similarly, the calculation for holes yields values of 0.36 for bulk silicon and 0.16 for the 4/1 Si/O superlattice resulting in a ratio of 0.44.

[0043] While such a directionally preferential feature may be desired in certain semiconductor devices, other devices may benefit from a more uniform increase in mobility in any direction parallel to the groups of layers. It may also be beneficial to have an increased mobility for both electrons or holes, or just one of these types of charge carriers as will be appreciated by those skilled in the art.

[0044] The lower conductivity effective mass for the 4/1 Si/O embodiment of the superlattice 25 may be less than two-thirds the conductivity effective mass than would otherwise occur, and this applies for both electrons and holes. Of course, the superlattice 25 may further comprise at least one type of conductivity dopant therein as will also be appreciated by those skilled in the art.

[0045] Indeed, referring now additionally to FIG. 4 another embodiment of a superlattice 25' in accordance with the invention having different properties is now described. In this embodiment, a repeating pattern of 3/1/5/1 is illustrated. More particularly, the lowest base semiconductor portion 46a' has three monolayers, and the second lowest base semiconductor portion 46b' has five monolayers. This pattern repeats throughout the superlattice 25' The energy band-

modifying layers **50'** may each include a single monolayer. For such a superlattice **25'** including Si/O, the enhancement of charge carrier mobility is independent of orientation in the plane of the layers. Those other elements of FIG. 4 not specifically mentioned are similar to those discussed above with reference to FIG. 2 and need no further discussion herein.

[0046] In some device embodiments, all of the base semiconductor portions of a superlattice may be a same number of monolayers thick. In other embodiments, at least some of the base semiconductor portions may be a different number of monolayers thick. In still other embodiments, all of the base semiconductor portions may be a different number of monolayers thick.

[0047] In FIGS. 5A-5C band structures calculated using Density Functional Theory (DFT) are presented. It is well known in the art that DFT underestimates the absolute value of the bandgap. Hence all bands above the gap may be shifted by an appropriate "scissors correction". However the shape of the band is known to be much more reliable. The vertical energy axes should be interpreted in this light.

[0048] FIG. 5A shows the calculated band structure from the gamma point (G) for both bulk silicon (represented by continuous lines) and for the 4/1 Si/O superlattice 25 as shown in FIGS. 1-3 (represented by dotted lines). The directions refer to the unit cell of the 4/1 Si/O structure and not to the conventional unit cell of Si, although the (001) direction in the figure does correspond to the (001) direction of the conventional unit cell of Si, and, hence, shows the expected location of the Si conduction band minimum. The (100) and (010) directions in the figure correspond to the (110) and (-110) directions of the conventional Si unit cell. Those skilled in the art will appreciate that the bands of Si

 $\label{eq:wo_2005_018005} PCT/US2004/020641$ on the figure are folded to represent them on the appropriate

reciprocal lattice directions for the 4/1 Si/O structure.
[0049] It can be seen that the conduction band minimum for the 4/1 Si/O structure is located at the gamma point in contrast to bulk silicon (Si), whereas the valence band minimum occurs at the edge of the Brillouin zone in the (001) direction which we refer to as the Z point. One may also note the greater curvature of the conduction band minimum for the 4/1 Si/O structure compared to the curvature of the conduction

[0050] FIG. 5B shows the calculated band structure from the Z point for both bulk silicon (continuous lines) and for the 4/1 Si/O superlattice 25 (dotted lines). This figure illustrates the enhanced curvature of the valence band in the (100) direction.

band minimum for Si owing to the band splitting due to the perturbation introduced by the additional oxygen layer.

FIG. 5C shows the calculated band structure from the [0051] both the gamma and Z point for both bulk silicon (continuous lines) and for the 5/1/3/1 Si/O structure of the superlattice 25' of FIG. 4 (dotted lines). Due to the symmetry of the 5/1/3/1 Si/O structure, the calculated band structures in the (100) and (010) directions are equivalent. Thus the conductivity effective mass and mobility are expected to be isotropic in the plane parallel to the layers, i.e. perpendicular to the (001) stacking direction. Note that in the 5/1/3/1 Si/O example the conduction band minimum and the valence band maximum are both at or close to the Z point. Although increased curvature is an indication of reduced effective mass, the appropriate comparison and discrimination may be made via the conductivity reciprocal effective mass tensor calculation. This leads Applicants to further theorize that the 5/1/3/1 superlattice 25' should be substantially direct bandgap. As will be understood by those skilled in the art, the appropriate matrix element for optical transition is

another indicator of the distinction between direct and indirect bandgap behavior.

Referring now additionally to FIGS. 6A-6H, a [0052] discussion is provided of the formation of a channel region provided by the above-described superlattice 25 in a simplified CMOS fabrication process for manufacturing PMOS and NMOS transistors. The example process begins with an eightinch wafer of lightly doped P-type or N-type single crystal silicon with <100> orientation 402. In the example, the formation of two transistors, one NMOS and one PMOS will be shown. In FIG. 6A, a deep N-well 404 is implanted in the substrate 402 for isolation. In FIG. 6B, N-well and P-well regions 406, 408, respectively, are formed using an SiO_2/Si_3N_4 mask prepared using known techniques. This could entail, for example, steps of n-well and p-well implantation, strip, drive-in, clean, and re-growth. The strip step refers to removing the mask (in this case, photoresist and silicon nitride). The drive-in step is used to locate the dopants at the appropriate depth, assuming the implantation is lower energy (i.e. 80keV) rather than higher energy (200-300keV). A typical drive-in condition would be approximately 9-10 hrs. at 1100-1150°C. The drive-in step also anneals out implantation damage. If the implant is of sufficient energy to put the ions at the correct depth then an anneal step follows, which is lower temperature and shorter. A clean step comes before an oxidation step so as to avoid contaminating the furnaces with organics, metals, etc. Other known ways or processes for reaching this point may be used as well.

[0053] In FIGS. 6C-6H, an NMOS device will be shown in one side 200 and a PMOS device will be shown in the other side 400. FIG. 6C depicts shallow trench isolation in which the wafer is patterned, the trenches 410 are etched (0.3-0.8 um), a thin oxide is grown, the trenches are filled with SiO_2 , and then the surface is planarized. FIG. 6D depicts the definition

-18-

and deposition of the superlattice of the present invention as the channel regions 412, 414. An ${\rm SiO}_2$ mask (not shown) is formed, a superlattice of the present invention is deposited using atomic layer deposition, an epitaxial silicon cap layer is formed, and the surface is planarized to arrive at the structure of FIG. 6D.

[0054] The epitaxial silicon cap layer may have a preferred thickness to prevent superlattice consumption during gate oxide growth, or any other subsequent oxidations, while at the same time reducing or minimizing the thickness of the silicon cap layer to reduce any parallel path of conduction with the superlattice. According to the well known relationship of consuming approximately 45% of the underlying silicon for a given oxide grown, the silicon cap layer may be greater than 45% of the grown gate oxide thickness plus a small incremental amount to account for manufacturing tolerances known to those skilled in the art. For the present example, and assuming growth of a 25 angstrom gate, one may use approximately 13-15 angstroms of silicon cap thickness.

[0055] FIG. 6E depicts the devices after the gate oxide layers and the gates are formed. To form these layers, a thin gate oxide is deposited, and steps of poly deposition, patterning, and etching are performed. Poly deposition refers to low pressure chemical vapor deposition (LPCVD) of silicon onto an oxide (hence it forms a polycrystalline material). The step includes doping with P+ or As- to make it conducting and the layer is around 250 nm thick.

[0056] This step depends on the exact process, so the 250 nm thickness is only an example. The pattern step is made up of spinning photoresist, baking it, exposing it to light (photolithography step), and developing the resist. Usually, the pattern is then transferred to another layer (oxide or nitride) which acts as an etch mask during the etch step. The etch step typically is a plasma etch (anisotropic, dry etch)

that is material selective (e.g. etches silicon 10 times faster than oxide) and transfers the lithography pattern into the material of interest.

[0057] In FIG. 6F, lowly doped source and drain regions 420, 422 are formed. These regions are formed using n-type and p-type LDD implantation, annealing, and cleaning. "LDD" refers to n-type lowly doped drain, or on the source side, p-type lowly doped source. This is a low energy/low dose implant that is the same ion type as the source/drain. An anneal step may be used after the LDD implantation, but depending on the specific process, it may be omitted. The clean step is a chemical etch to remove metals and organics prior to depositing an oxide layer.

FIG. 6G shows the spacer formation and the source and drain implants. An SiO_2 mask is deposited and etched back. N-type and p-type ion implantation is used to form the source and drain regions 430, 432, 434, and 436. Then the structure is annealed and cleaned. FIG. 6H depicts the self-aligned silicides formation, also known as salicidation. The salicidation process includes metal deposition (e.g. Ti), nitrogen annealing, metal etching, and a second annealing. This, of course, is just one example of a process and device in which the present invention may be used, and those of skill in the art will understand its application and use in many other processes and devices. In other processes and devices the structures of the present invention may be formed on a portion of a wafer or across substantially all of a wafer. In other processes and devices the structures of the present invention may be formed on a portion of a wafer or across substantially all of a wafer.

[0059] In accordance with another manufacturing process in accordance with the invention, selective deposition is not used. Instead, a blanket layer may be formed and a masking step may be used to remove material between devices, such as

-20-

using the STI areas as an etch stop. This may use a controlled deposition over a patterned oxide/Si wafer. The use of an atomic layer deposition tool may also not be needed in some embodiments. For example, the monolayers may be formed using a CVD tool with process conditions compatible with control of monolayers as will be appreciated by those skilled in the art. Although planarization is discussed above, it may not be needed in some process embodiments. The superlattice structure may also formed prior to formation of the STI regions to thereby eliminate a masking step. Moreover, in yet other variations, the superlattice structure could be formed prior to formation of the wells, for example. Considered in different terms, the method in 100601 accordance with the present invention may include forming a superlattice 25 including a plurality of stacked groups of layers 45a-45n. The method may also include forming regions for causing transport of charge carriers through the superlattice in a parallel direction relative to the stacked groups of layers. Each group of layers of the superlattice may comprise a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon. As described herein, the energy-band modifying layer may comprise at least one nonsemiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions so that the superlattice has a common energy band structure therein, and has a higher charge carrier mobility than would otherwise be present.

[0061] In addition, many modifications and other embodiments of the invention will come to the mind of one skilled in the art having the benefit of the teachings presented in the foregoing descriptions and the associated drawings. Therefore, it is understood that the invention is not to be limited to the specific embodiments disclosed, and

that other modifications and embodiments are intended to be included within the scope of the appended claims.

25 Sep 2007	
2004300982	

15

20

25

THAT WHICH IS CLAIMED IS:

- 1. A semiconductor device comprising:
- a substrate; and
- $% \left(1\right) =\left(1\right) \left(1\right)$ at least one MOSFET adjacent said substrate and comprising

 $\hbox{a s uperlattice channel including a plurality of}\\$ stacked groups of layers, and

source and drain regions laterally adjacent said superlattice channel and a gate overlying said superlattice channel for causing transport of charge carriers through said superlattice channel in a parallel direction relative to the stacked groups of layers,

each group of layers of said superlattice channel comprising a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon,

said energy-band modifying layer comprising at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions so that said superlattice channel has a higher charge carrier mobility in the parallel direction than would otherwise be present, and at least some semiconductor atoms from opposing base semiconductor portions being chemically bound together through the intervening at least one non-semiconductor monolayer, with the chemical bonds traversing the intervening at least one non-semiconductor monolayer.

- 2. A semiconductor device according to Claim 1

 30 wherein said superlattice channel has a common energy band structure therein.
- 3. A semiconductor device according to Claim 1 wherein the charge carriers having the higher mobility comprise at least one of electrons and holes.

10

25

30

- 4. A semiconductor device according to Claim 1 wherein each base semiconductor portion comprises silicon.
- A semiconductor device according to Claim 1
 wherein each energy band-modifying layer comprises oxygen.
 - 6. A semiconductor device according to Claim 1 wherein each energy band-modifying layer is a single monolayer thick.
- 7. A semiconductor device according to Claim 1 wherein each base semiconductor portion is less than eight monolayers thick.
- 8. A semiconductor device according to Claim 1


 15 wherein each base semiconductor portion is two to six monolayers thick.
- 9. A semiconductor device according to Claim 1 wherein said superlattice further has a substantially direct energy 20 bandgap.
 - 10. A semiconductor device according to Claim 1 wherein said superlattice further comprises a base semiconductor cap layer on an uppermost group of layers.
 - 11. A semiconductor device according to Claim 1 wherein said gate comprises a gate electrode layer and a gate dielectric layer between said gate electrode layer and said base semiconductor cap layer.
 - 12. A semiconductor device according to Claim 1 wherein all of said base semiconductor portions are a same number of monolayers thick.
- 35 13. A semiconductor device according to Claim 1 wherein at least some of said base semiconductor portions are a different number of monolayers thick.


15


20


25


- 14. A semiconductor device according to Claim 1 wherein all of said base semiconductor portions are a different number of monolayers thick.
- 15. A semiconductor device according to Claim 1 wherein each non-semiconductor monolayer is thermally stable through deposition of a next layer.
- 16. A semiconductor device according to Claim 1 wherein each base semiconductor portion comprises a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II-VI semiconductors.
- 17. A semiconductor device according to Claim 1 wherein each energy band-modifying layer comprises a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen.
- 18. A semiconductor device according to Claim 1 wherein the higher mobility results from a lower conductivity effective mass for the charge carriers in the parallel direction than would otherwise occur.
- $19. \hspace{0.5cm} \hbox{A semiconductor device according to Claim 18}$ wherein the lower conductivity effective mass is less than two-thirds the conductivity effective mass that would otherwise occur.
- 30 20. A semiconductor device according to Claim 1 wherein said superlattice further comprises at least one type of conductivity dopant therein.














FIG. 5B

