# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



# INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: G05B 19/418, 15/02

**A1** 

(11) International Publication Number:

WO 98/14850

(43) International Publication Date:

9 April 1998 (09.04.98)

(21) International Application Number:

PCT/US97/17009

(22) International Filing Date:

23 September 1997 (23.09.97)

(81) Designated States: BR, CA, CN, SG, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC,

NL, PT, SE).

(30) Priority Data:

08/723,688

30 September 1996 (30.09.96) US **Published** 

With international search report.

(71) Applicant: ROSEMOUNT INC. [US/US]; 12001 Technology Drive, Eden Prairie, MN 55344 (US).


(72) Inventors: TETZLAFF, David, E.; 5920 Scenic Heights Drive, Minnetonka, MN 55345 (US). WARRIOR, Jogesh; 7423 Frontier Trail, Chanhassen, MN 55317 (US). MAALOUF, Gabriel, A.; 402 Madison Street, Minneapolis, MN 55413 (US).

(74) Agents: VELDHUIS-KROEZE, John, D. et al.; Westman, Champlin & Kelly, P.A., International Centre, Suite 1600, 900 Second Avenue South, Minneapolis, MN 55402-3319

#### (54) Title: PROCESS CONTROL WITH DATA BUS PROTOCOL

#### (57) Abstract

The present invention includes a process control instrument (100) having an improved data bus protocol for facilitating communications between master and slave nodes. The process control instrument (100) includes a microprocessor (200) operating in accordance with the SPI data bus protocol, first and second peripheral devices (204, 206), and a data bus (220) coupled to the microprocessor and the first and second peripheral devices. The improved data bus protocol used in the process control instruments of the present invention provides numerous advantages such as reduced printed circuit board space requirements and greater interchangeability of peripheral and master node components.



# FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
ВJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JР	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

-1-

### PROCESS CONTROL WITH DATA BUS PROTOCOL

### BACKGROUND OF THE INVENTION

The present invention relates generally to the field of process control instruments. More particularly, the present invention relates to a new data bus system and protocol for communication between master control nodes and peripheral devices in process control field instrument operating in accordance with the standard Motorola<sup>™</sup> SPI protocol.

5

10

15

20

25

30

Process control instruments such as transmitters and controllers are used to monitor and/or control industrial processes. In some recent designs, these process control instruments include a number of internal devices or components such as a microprocessor which functions as a master node and a number of peripheral electronic devices which act as slave nodes. The peripheral electronic devices include, for example, pressure sensors for measuring process pressures, temperature sensors for measuring process temperatures, valves for controlling a process, digital-to-analog and analog-to-digital converters for converting transferred between analog and digital devices, communication links for transmitting and receiving information over a two-wire process control loop, memory devices for storing instructions or monitored process and displays for providing a graphical results, representation of some process related information. Typically, all of these devices are internal to the instrument or in close proximity to the instrument. instrument can include any combination of the above mentioned slave nodes (i.e., peripheral devices). The various slave nodes in the process control instrument

5

10

15

20

25

30

-2-

communicate on a data bus which connects each of the peripheral devices to the master node.

Frequently, the master node in a process control instrument is a Motorola or compatible microprocessor or microcontroller. For example, the Motorola 68HC05 and 68HC11 microcontrollers are commonly used as the master node in process control instruments. These and other microcontrollers are designed to operate in accordance with the standard Serial Peripheral Interface (SPI) bus communication protocol which is defined by Motorola in the M68HC11 Reference Manual which is hereby incorporated by reference. While use of microprocessors or microcontrollers which operate in accordance with the SPI protocol is circumstances advantageous, the SPI protocol itself introduces a number of disadvantageous data bus requirements and has a number of shortcomings. example, in process control instruments, the size of the devices can be critical. Therefore, smaller printed circuit boards (PCB's) are preferred for inside the process control instrument. However, with the SPI protocol, a separate chip select (CS) data bus line is required for each peripheral device which is to be connected to the master node. In addition to requiring more PCB space for the additional CS bus lines, this requirement of the standard SPI protocol also requires additional pins on the master node chip. Another disadvantage of the SPI protocol relates to the difficulties of adding or changing the master node or slave nodes. Typically, each device which communicates on the process control instrument data bus has a predetermined address. Adding, removing interchanging nodes requires that the bus and/or addressing be customized to accommodate the change.

- 3 -

As illustrated above, it is apparent that the SPI protocol provides a number of disadvantages, particularly in data buses within process control instruments. The present invention overcomes these and other disadvantages of the standard SPI communications protocol.

5

10

15

20

25

30

### SUMMARY OF THE INVENTION

The present invention is a process control instrument having an improved data bus protocol for facilitating communications between internal master nodes or microprocessors and internal slave nodes or peripheral devices. The process control instrument includes at least one microprocessor operating in accordance with the standard SPI data bus protocol, first and second peripheral devices, and a data bus coupled to the microprocessor and the first and second peripheral devices. The improved data bus protocol used in the process control instruments of the present invention provides numerous advantages such as reduced printed circuit board space requirements and greater interchangeability of peripheral and master node components.

In some embodiments of the process control instrument of the present invention, the improved data bus protocol has a single chip select (CS) data bus line which is coupled to the CS connections on each of the master and slave nodes. In other embodiments, the CS lines are eliminated altogether. In other embodiments, the process control instrument has a data bus with a bidirectional master-in-slave-out (MISO) line adapted to facilitate serial communications both from the peripheral devices to the microprocessor, and between the peripheral devices. In still other embodiments of the process control instrument of the present invention,

-4-

the data bus physical interconnection and protocol are adapted such that the peripheral devices can be dynamically assigned addresses for communication on the data bus.

## BRIEF DESCRIPTION OF THE DRAWINGS

5

10

15

20

25

30

Figure 1 is a diagrammatic view of a portion of a process control system having a process control instrument according to the present invention, a process pipeline, and a remote device for monitoring or controlling a process.

Figure 2 is a block diagram of a preferred embodiment of the process control instrument of the present invention including master nodes operating in accordance with the SPI protocol, peripheral device slave nodes, and a data bus coupling together the master and slave nodes.

Figure 3 is a timing diagram illustrating the data bus protocol used in the process control instruments of the present invention.

Figure 4 is a diagrammatic illustration of an instruction byte structure used by the master and slave nodes of the present invention.

# DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention includes an improved internal data bus communication protocol for process control instruments based on the Motorola™ Serial Peripheral Interface (SPI). The invention may be used for communication between devices or components which are connected on a data bus of the instrument. Typically, the data bus is internal to the instrument. The conventional or standard SPI protocol supports a master node and plural slave nodes for synchronous bidirectional serial communications. Standard SPI protocol requires a separate chip select (CS) data bus

line for each slave node. The data bus protocol used in process control instruments of the present invention enhances the standard SPI protocol by allowing a single CS line to control multiple slave nodes, by providing an access arbitration mechanism to enable multiple slave nodes to access the data bus on their own initiative, and by adding peer-to-peer and broadcast capabilities.

5

10

15

20

25

30

Figure 1 is a diagrammatic illustration of a portion of a process control system having a control room 90 coupled to a process control instrument 100 controlling or monitoring a process. Control room 90 is modeled as a voltage source 92 in series with resistance In the industrial process application illustrated, a fluid 102 flows through a pipeline 104. control instrument 100, which communicates with other process control instruments or with a master control unit via two-wire process control loop or circuit 106 carrying loop current I, monitors or controls remote device 108 (such as a motor or switch) via a connection 107 in order to monitor or control the process. example, remote device 108 can include a valve, while process control instrument 100 includes positioner as a peripheral device. In the alternative, remote device 108 can include a pressure sensor, a temperature sensor or any of a wide variety of other remote devices known in the art used in the process control environment. Frequently, multiple process control instruments 100 are coupled to two-wire control loop 106 for controlling or monitoring various aspects of the process.

Figure 2 is a block diagram of process control instrument showing various devices connected on a data bus 100 in accordance with preferred embodiments of the present invention. As illustrated, process control

-6-

instrument 100 includes first microprocessor 200 and second microprocessor 202. While process control instrument 100 is illustrated as having microprocessors, it can in other embodiments have more or less than two microprocessors. Microprocessors 200 preferably Motorola are or compatible microprocessors or controllers of the type available in the commercial market which are designed or adapted for use with the standard SPI protocol. Typically, one of microprocessors 200 and 202 act as the system master node. The other typically acts as a peripheral device or slave node.

5

10

15

20

25

30

Process control instrument 100 also includes one or more of slave nodes or peripheral devices 204, 206, 208, 210 and 212. The slave nodes of process control instrument 100 are typically peripheral integrated chips or devices which perform a variety of functions related to, or necessary for, controlling or monitoring the process. For instance, peripheral device 204 is a communications link or circuitry for receiving and/or transmitting information and instructions over two-wire process control loop 106. Further, while the devices of process control instrument 100 can receive power from a dedicated power supply 214, in some embodiments the nodes of process control instrument 100 receive power over two-wire loop 106 through communication link 204.

Peripheral device 206 can include an integrated chip memory device for storing programming instructions for use by the master or slave nodes, or for storing information indicative of the process conditions. Peripheral device 208 can include an analog-to-digital (A/D) converter for converting information transferred between a device such as sensor

-7-

216 and other master or slave nodes. Peripheral device 210 can include a digital-to-analog (D/A) converter for converting digital information or instructions so that they can be used by an analog device such as a valve positioner (controller) 218 which controls the position of valve 108 (Figure 1) to control the process. Sensor 216 may sense any system or process variable and positioner 218 may be any type of remote device used to control the process, for example. Peripheral device 212 can be a display device, such as a CRT, LED or LCD, for providing graphical or other visual representations of process related information.

5

10

15

20

25

30

Each of the slave nodes in process control instrument 100 preferably includes an interrupt out (INT) pin or connection for generating an interrupt signal, a CS pin or connection for receiving a CS signal, a shift clock (SCK) pin or connection for receiving a synchronous clock signal, a master-outslave-in (MOSI) pin or connection for receiving serially transmitted data from the master node, a bi-directional master-in-slave-out (MISO) pin or connection serially transmitting and receiving data, and a slave interrupt input (SLINT) pin or connection for receiving interrupt signals. The bi-directional MISO connection on each slave node is preferably adapted for serially transmitting data from the slave node to a master node or to other slave nodes, and for receiving data transmitted from the MISO connection of other slave nodes. In embodiments of the present invention in which process control instrument 100 does not include a master node or microprocessor, the MOSI connection on the slave nodes can be eliminated.

The master node of process control instrument 100 preferably includes an interrupt SLINT input or

<del>-</del>8-

connection for receiving interrupt signals, a CS output corresponding to the CS inputs of the slave nodes for generating CS signals, an SCK output corresponding to the SCK input of the slave nodes for generating SCK signals, a MOSI output for transmitting serial data to the MOSI inputs of the slave nodes, and a MISO input for receiving data transmitted from the MISO output connections of the slave node. Optionally, microprocessor 202 (or 200) may include an INT output so that it may operate as a slave node. As shown in Figure 2, microprocessor 200 is configured as the master node. Therefore, microprocessor 202 does not have CS, MOSI and SCK connections in some preferred embodiments and microprocessor 202 is configured in a monitor mode.

5

10

15

20

25

30

Process control instrument 100 includes data bus 220 coupled between the various master and slave nodes for facilitating communication between the nodes. As such, data bus 220 includes an INT line coupled to the SLINT connections of microprocessors 200 and 202 and to the INT connection of lowest priority slave node 204. The INT and SLINT connections of the remaining slave nodes are daisy chained from the INT output connection of one slave node to the SLINT input connection of the next slave node. The last slave node (i.e. slave node 212 as illustrated) has its SLINT input always tied low or inactive and is the highest priority slave node. The INT output of a slave node is active if that node is generating an its SLINT input interrupt or if is active which indicates that а higher priority slave node generating an interrupt. This technique alleviates the need for any additional circuits as interconnections for arbitrating interrupts from multiple slave devices.

<del>-</del>9-

Data bus 220 also includes a single CS line coupled to the CS output of master node microprocessor 200 and to the CS inputs of each of the slave nodes. The CS signal on the CS data bus line is generated by one of the master nodes and indicates that the data bus is active. It can be used as a delimiter between messages or to indicate which data bus is active if the master node is controlling multiple data buses. Alternatively, it can be permanently tied active or can be eliminated.

5

10

15

20

25

30

Data bus 220 further includes an SCK line coupled to the SCK output of the master node and to the SCK input of each of the slave nodes for transmitting synchronous clock signals between the master and slave nodes. Because of the addressing and other advantages of the data bus protocol of the present invention discussed below, a single CS data bus line can be used, or the CS line can be eliminated altogether. Thus, PCB space can be reduced.

Data bus 220 also includes a MOSI line coupled the MOSI output connection of the microprocessor and to MOSI input connections of each of the slave nodes for carrying serial data from the microprocessor to the slave nodes. If process control instrument 100 does not include a master node or microprocessor and requires only peer-to-peer communications (i.e., communications between nodes), the MOSI line of data bus 220 is not required.

Finally, data bus 220 includes a bidirectional MISO line coupled to the MISO input/output connections of each of the slave nodes and to the MISO inputs of each of the microprocessors for carrying serial data from the slave nodes to the microprocessors and/or for carrying serial data between slave nodes.

-10-

Note that because the MISO connection on each of the slave nodes is bi-directional, the slave node MISO connections are preferably tri-state devices. In other words, the MISO connections on the slave nodes are in the high impedance state except when a single node has control of the MISO data bus line.

5

10

15

20

25

Initially, the slave node with interrupt priority has control of the MISO data bus The highest priority node that is generating an interrupt and that has an inactive SLINT input has interrupt priority. In Figure 2, slave node 212 will initially control the MISO data bus line if it generating an interrupt at its INT output. Slave node 210 will initially control the MISO data bus line if it is generating an interrupt at its INT output, and if slave node 212 is not. In general, a slave node initially controls the MISO data bus line if it generating an interrupt, and if all previous nodes in interrupt daisy chain are not generating interrupt. Also, control of the MISO data bus line can change as a result of the instruction transmitted on the bus. By making the MISO data bus line bi-directional in the present invention, instead of uni-directional as is with standard case SPI protocol configurations, peer-to-peer communications between the peripheral devices is possible without increasing the number of data bus lines or physical connections. above described arbitration method aids in facilitating bi-directional communications.

30 If the process control instrument includes a master node, data bus control is typically performed by the master node. If the process control instrument only includes peripheral devices (i.e., slave or peer nodes), the data bus control function can be provided by one of

-11-

the slave nodes or it can be shared by multiple slave nodes. For example, the slave node with interrupt priority at the beginning of a message can assume the data bus control responsibilities for the message.

5

10

15

20

25

30

Figure 3 is a timing diagram illustrating a message format or protocol used in preferred embodiments of the process control instruments of the present invention. With an interrupt signal (INT) originated by one of the slave nodes (and propagated through the interrupt daisy chain and onto the INT data bus line) and with the CS line held active by a master node, messages on the MOSI or MISO data bus lines are transmitted one bit per each cycle of the SCK signal. As can be seen in the timing diagram of Figure 3, the first byte of a message on either the MOSI or the MISO data lines is the INSTRUCTION. The second byte is optionally one or more extendable address bytes EXTADR indicative of which node the message is intended for. Potentially, multiple extended address bytes can follow the first extended address byte if needed. These bytes are followed by zero or more data bytes. If one or more address byte extensions are used, bit 5 of INSTRUCTION byte will be set to logic level 1. address is fully contained in the INSTRUCTION byte, bit 5 will be set to 0 and DATA bytes will follow the INSTRUCTION byte. There is no byte count, because the message length is inherent in the INSTRUCTION BYTE.

The structure of the INSTRUCTION byte of the MOSI or MISO messages illustrated in Figure 3 is shown in greater detail in Figure 4. Bits 6 and 7 are indicative of the command, with a 00 representing a broadcast BRCST command, a 01 representing a status condition STCND command, a 10 representing a READ command and a 11 representing a WRITE command. The READ

-12-

command is a request for the contents of an object in another node, and the WRITE command is a request to change the contents of an object in another node. The broadcast command transmits the value of an object to all nodes and is initiated by the device containing the object. The status command transmits the status condition of a node to all other nodes.

5

10

15

20

25

30

The address extension AE bit (bit 5), if set to a logical 1 value, indicates one or more extended address bytes EXTADR will follow the INSTRUCTION byte before any DATA bytes are transmitted in a message. the AE bit is set to a logical 1, indicating the next byte is an address, bit 7 of the extended address byte indicates whether yet another extended address byte follows. If bit 7 of the extended address byte is set to a logical 1, then the next byte of the transmitted message will also be an extended address byte. 7 of the extended address byte is set to a logical 0, the next byte of the message will be a DATA byte. this manner, address lengths of any number of bytes can be used without modifying the data bus, the components or the programming. This feature of the present invention increases the ease in which nodes can be added or interchanged. Bits 0-4 of the INSTRUCTION byte are the node/object address. The instruction 00 hex (8 zeros) is reserved and is defined as an interrupt acknowledge or a no operation indicator.

Various embodiments of the present invention include one of three address assignment mechanisms for assigning addresses to the nodes for subsequent communication on the data bus. The three address assignment mechanisms are referred to in application as static address assignment, master dynamic address assignment and automatic peer address

-13-

assignment, respectively. Any of the address assignment methods can be used, and slave nodes using any of the three methods can be mixed on the data bus. However, in all cases the nodes must either know in advance the address assignments, or each node must broadcast its address at start-up. It may be desirable for each of the nodes in the process control instrument to transmit its respective address, whether static or dynamic in nature, along with an identifier indicating what type of node it is, to all of the other nodes in the process control instrument at start-up.

5

10

15

20

25

30

In the static address assignment method, each node has an external hard-wired address. INSTRUCTION bytes containing the address corresponding to a particular node result in the node receiving the corresponding message. A node can have multiple independently addressable objects. If more than five bits are required to address all of the objects and nodes, extended address bytes can be used as discussed above. The address and extended address states can be divided between the node addresses and object addresses as required.

Both of the master dynamic and automatic peer address assignment mechanisms are dynamic in nature, which provides an advantage in that the process control instrument nodes can be upgraded and interchanged without physically reassigning addresses or changing the system software. In the master dynamic assignment method, at reset all slave nodes/objects on the bus are initialized at address zero, and all slave A master node nodes generate an interrupt. microprocessor will then assign a non-zero address to each node/object in order from the highest priority node/object to the lowest priority node/object.

-14-

Generally, the master node will generate the non-zero addresses and transmit the respective addresses over the data bus to the assigned nodes. For example, the initial interrupt acknowledge from the master node can have the address, included in a data field of the message, which is assigned to the node with the highest priority. As each node/object is assigned an address, it removes its interrupt request. This must be done before any other operations are carried out on the data bus. This feature provides easy interchangeability of various modules of the field instrument such as the addition or replacement of a sensor module.

5

10

15

20

25

30

In the automatic peer address assignment method, the slave node which initially has interrupt authority assigns itself the first address. The node with the highest interrupt priority which has assigned itself the first address then uses a broadcast BRCST command in the message INSTRUCTION byte to notify all of the other nodes that the first address has been assigned. The next node without an address, and with the next highest interrupt priority, then assigns itself Subsequently, it broadcasts a the second address. message which notifies all other nodes that the second address has been assigned. In general, the node with the highest interrupt priority and without an address assigns itself the next sequential address, and then broadcasts to the other nodes the fact that the new address has been assigned. As stored in slave node 206 or in other memory, a record of the last used address can be initialized to zero at start-up.

In preferred embodiments of the process control instrument of the present invention, any node can read a message from or write a message to any object (i.e. memory location, peripheral, etc.) of any node by

-15-

issuing a READ or WRITE command message within the objects address indicated in the INSTRUCTION byte and any extended address bytes. Also, any node can indicate that a status condition exists by issuing a STCND command, with the address field of the INSTRUCTION byte indicating the object with the status condition and, optionally, with a data byte of the message containing the object value. Status conditions can include data ready, data overflow, data buffer empty, or hardware and software faults. A node can also broadcast the value of an object with a message having a BRCST command and object address in the INSTRUCTION byte, followed by the object value in a data byte of the message.

5

10

30

A master node or microprocessor sends commands to the slave nodes using the MOSI line of the data bus. 15 Slave nodes send commands to both master and other slave nodes on the bi-directional MISO line of the data bus. Thus, slave nodes can receive commands and information on both the MOSI and the MISO lines of the data bus. The MISO line of the data bus will be pulled low by an 20 active pull down by any one of the slave nodes. If a slave node needs to initiate communications on the data bus, it generates an interrupt on its INT pin or connection. If none of the slave nodes are generating an interrupt, all of the MISO output connections of the 25 slave nodes will be in the high impedance state, indicating no messages are being sent from the slave nodes.

The master node can transmit on the data bus under at least two conditions. First, the master node can transmit messages on the data bus in response to an interrupt signal from a slave node. Second, the master node can transmit messages at its own discretion. When a slave node generates an interrupt, the master node

-16-

will issue a command on the MOSI line of the data bus in response. As the master node is transmitting the response message on the MOSI line of the data bus, the highest priority interrupting slave node can transmit its message on the MISO line of the data bus. If the master node's response message contains an interrupt acknowledge, the interrupting node can continue to transmit its message on the MISO line of data bus. If the master node's response message on the MOSI line of the data bus is a command other than an interrupt acknowledge, the message from the slave node is aborted until the next message sequence.

5

10

15

20

25

30

In embodiments of the present invention in which the process control instrument does not include a master node, the MOSI data bus line can be eliminated or tied inactive (i.e., tied to a low logic level state), and all messages will treated as if they contain an interrupt acknowledge. In this case, the SCK signal must be generated by a device or node other than a master node. Further, if required at all, the CS signal on the CS data bus line would also have to be generated by another device if no master node is present.

The present invention provides numerous other advantages over process control instruments having master nodes operating in accordance with the standard SPI protocol and using a standard data bus configuration. One advantageous feature of preferred embodiments of the present invention is that slave nodes can receive messages on the MISO data bus from peer slave nodes. The physical layer communications are transformed into a communications data bus scheme capable of master and/or slave node broadcast type communications, master-to-slave type communications slave-to-master type communications, and

-17-

peer-to-peer slave node communications. Using the modified data bus features and physical connections, master nodes using the standard SPI protocol can address multiple slave nodes with a single CS data bus line. If all nodes on the data bus use this modified protocol, the CS line can be considered always active and therefore can be fully eliminated.

10

15

20

25

30

The present invention also includes arbitration technique which uses physical interconnect and/or instruction interpretation to determine which of multiple slave nodes has priority and thus control of Further, the dynamic addressing data bus. techniques used in the improved process instrument of the present invention allow the nodes to be easily interchanged or substituted and allows the software to be more independent of the hardware configuration. Also, the bi-directional MISO data bus line of the present invention provides peer-to-peer communications between slave nodes. In process control instruments which use peer-to-peer communications exclusively, the MOSI data bus line can be eliminated all together. Other benefits of the enhanced SPI protocol and data bus configuration of the present invention include reduced integrated chip pin counts and PCB interconnections which lead to a reduction in cost physical size, the ability to use microprocessors which operate on standard SPI protocol, and the fact that microprocessor loading can be reduced via the availability of broadcast and peer-to-peer communications capabilities so that communication between slave nodes does not have to be routed through the microprocessor.

Although the present invention has been described with reference to preferred embodiments,

5

10

15

20

-18-

workers skilled in the art will recognize that changes may be made in form and detail without departing from the spirit and scope of the invention. It will be understood that the present invention may be implemented in any type of process control instrument. various functional blocks may be implemented using any appropriate hardware, software, or firmware technique or their combination. Other minor design changes are also For example, in embodiments in which microprocessor 200 acts as the master node, communication by а second microprocessor microprocessor 202) can be implemented in several ways. The additional microprocessor can be treated as a peripheral device, in which case it would include a INT output and would be daisy chained with the other slave Then, the additional microprocessor would communicate over the bi-directional MISO line. alternative, tri-state drivers can be added to the MOSI output of each microprocessor and all microprocessors can transmit over the MOSI line.

#### WHAT IS CLAIMED IS:

- 1. A process control instrument comprising:
  - a microprocessor operating in accordance with
     the SPI data bus protocol;
  - a first peripheral device;
  - a second peripheral device; and
  - a data bus coupled to the microprocessor, to the first peripheral device, and to the second peripheral device, wherein the data bus includes a single chip select line coupled to chip select connections on each of the microprocessor, the first peripheral device and the second peripheral device.
- 2. The process control instrument of claim 1, wherein the microprocessor generates a signal on the single chip select line of the data bus to notify the first and second peripheral devices that the data bus is active.
- 3. The process control instrument of claim 1, wherein the data bus further includes a bi-directional master-in-slave-out (MISO) line coupled to the microprocessor, the first peripheral device and the second peripheral device.
- 4. The process control instrument of claim 3, wherein the first peripheral device transmits messages to the second peripheral device on the bi-directional MISO line.
- 5. The process control instrument of claim 1, and further comprising means for dynamically assigning addresses to the first and second peripheral devices for use in communicating on the data bus.

-20-

- 6. A process control instrument comprising:
  - a microprocessor operating in accordance with
     the SPI protocol;
  - a first peripheral device;
  - a second peripheral device; and
  - a data bus coupled to the microprocessor, to the first peripheral device and to the second peripheral device, wherein the data bus includes a bi-directional Master-In-Slave-Out (MISO) line coupled to MISO connections on each of the microprocessor, the first peripheral device and the second peripheral device.
- 7. The process control instrument of claim 6, wherein the bi-directional MISO line is adapted to carry serial data both from the first and second peripheral devices to the microprocessor, and between the first and second peripheral devices.
- 8. The process control instrument of claim 7 and further comprising a third peripheral device having a MISO connection coupled to the bi-directional MISO line of the data bus, wherein the first peripheral device broadcasts messages to both of the second and third peripheral devices simultaneously over the bi-directional MISO line.
- 9. The process control instrument of claim 7 and further comprising means for dynamically assigning addresses to each of the first and second peripheral devices for use in receiving messages over the data bus.
- 10. The process control instrument of claim 9, wherein each of the first and second peripheral devices has a priority associated therewith, wherein the one of the first and second peripheral devices having a higher priority assigns itself a first address and subsequently

broadcasts the first address over the bi-directional MISO line to the microprocessor and to the other of the first and second peripheral devices having a lower priority.

- 11. The process control instrument of claim 10, wherein after the one of the first and second peripheral devices broadcasts the first address, the other of the first and second peripheral devices assigns itself a second address and subsequently broadcasts the second address over the bi-directional MISO line to the microprocessor and to the one of the first and second peripheral devices.
- 12. The process control instrument of claim 9, wherein each of the first and second peripheral devices includes interrupt generating circuits for generating interrupts, wherein the means for dynamically assigning addresses comprises:
  - an interrupt detection circuit associated with the microprocessor for detecting a first interrupt generated by one of the first and second peripheral devices on the data bus;
  - an address generating circuit associated with the microprocessor for generating a first address; and
  - an address transmitting circuit associated with the microprocessor for transmitting over the data bus the first address to the one of the first and second peripheral devices which generated the first interrupt and thereby assigning the first address to the one of the first and

second peripheral devices which generated the first interrupt.

- 13. The process control instrument of claim 7, wherein the data bus includes a single chip select line coupled to chip select connections on each of the microprocessor, the first peripheral device and the second peripheral device.
- 14. A process control instrument, comprising:
  - a first slave node;
  - a second slave node; and
  - a master node, wherein the master node is coupled to the first and second slave nodes by a data bus, wherein the master node comprises:
    - an interrupt detection circuit for detecting a first interrupt generated by one of the first and second slave nodes on the data bus;
    - an address generating circuit for generating a first address; and
    - an address transmitting circuit for transmitting over the data bus the first address to the one of the first and second slave nodes which generated the first interrupt and thereby assigning the first address to the one of the first and second slave nodes which generated the first interrupt.
- 15. The process control instrument of claim 14, wherein the master node further comprises:
  - an interrupt detection circuit for detecting a second interrupt generated by the

-23-

other of the first and second slave nodes on the data bus;

- an address generating circuit for generating
   a second address; and
- an address transmitting circuit transmitting over the data second address to the other of the first and second slave nodes which generated the second interrupt and thereby assigning the second address to the other of the first and second slave nodes which generated the second interrupt.
- 16. A process control instrument, comprising:
  - a data bus;
  - a plurality of peripheral devices coupled to the data bus, wherein each of the plurality of peripheral devices has a peripheral priority associated therewith;
  - means for determining which one of the plurality of peripheral devices without an address assigned thereto has the highest peripheral priority; and
  - means for assigning an address to the one of the plurality of peripheral devices without an address assigned thereto which has the highest peripheral priority.
- 17. The process control instrument of claim 16 wherein the means for assigning includes a circuit for transmitting over the data bus the assigned address to the one of the plurality of peripheral devices without

an address assigned thereto which has the highest peripheral priority.

18. A method of dynamically assigning addresses to peripheral devices in a process control instrument, wherein each of the peripheral devices has a peripheral priority associated therewith, the method comprising:

determining which of the peripheral devices without an address assigned thereto has the highest peripheral priority associated therewith;

assigning an address to the peripheral device without an address assigned thereto which has the highest peripheral priority associated therewith; and

transmitting over a data bus the assigned address to the peripheral device without an address assigned thereto which has the highest peripheral priority associated therewith.

- 19. The method of claim 18 and further comprising sequentially repeating the steps of determining, assigning and transmitting until each peripheral device of the process control instrument has an address assigned thereto.
- A method of dynamically assigning addresses to a plurality of slave nodes coupled by a data bus to a master node operating in accordance with the SPI data bus protocol, wherein each of the plurality of slave nodes has a priority associated therewith, the method comprising:

determining which of the plurality of slave nodes without an address assigned thereto has the highest priority associated therewith:

-25-

assigning an address to the slave node without an address assigned thereto which has the highest priority associated therewith; and

transmitting over the data bus the assigned address to the slave node without an address assigned thereto which has the highest priority associated therewith.

- 21. A system comprising:
  - a microprocessor operating in accordance with
     the SPI protocol;
  - a first peripheral device;
  - a second peripheral device;
  - a data bus coupled to the microprocessor, to the first peripheral device and to the second peripheral device; and
  - means for dynamically assigning addresses to each of the first and second peripheral devices for use in receiving messages over the data bus.
- The system of claim 21, wherein each of the first and second peripheral devices has a priority associated therewith, wherein the means for dynamically assigning addresses includes means for the one of the first and second peripheral devices having a higher priority to assign itself a first address and subsequently broadcast the first address over the data bus to the microprocessor and to the other of the first and second peripheral devices having a lower priority.
- 23. A method of communicating on a data bus in a process control instrument, comprising:
  - generating a chip select signal on a single chip select line of the data bus coupled to chip select inputs of each of first

-26-

and second peripheral devices, wherein the chip select signal is generated by a microprocessor operating in accordance with the SPI data bus protocol to indicate that the data bus is active; and

transmitting data from one of the microprocessor, the first peripheral device and the second peripheral device over the data hus while the chip select signal is generated on the single chip select line coupled to chip select inputs of each of first and second peripheral devices.

24. The method of claim 23, wherein transmitting data further comprises:

transmitting data from the microprocessor to one of the first and second peripheral devices over a master-out-slave-in (MOSI) line of the data bus while the chip select signal is generated on the single chip select line coupled to chip select inputs of each of first and second peripheral devices.

25. The method of claim 23, wherein transmitting data further comprises:

transmitting data from one of the first and second peripheral devices to one of the microprocessor and the other of the first and second peripheral devices over a master-in-slave-out (MISO) line of the data bus while the chip select signal is generated on the single chip select line

-27-

coupled to chip select inputs of each of first and second peripheral devices.

26. A method of communicating on a data bus between first and second peripheral devices in a process control instrument, the method comprising:

transmitting data from a bi-directional master-in-slave-out (MISO) connection on the first peripheral device over a bi-directional MISO line on the data bus; and

receiving the data transmitted from the bidirectional MISO connection on the first peripheral device at a bi-directional MISO connection on the second peripheral device.




Fig. 1






Fig. 2





International Application No PCT/US 97/17009

A. CLASSIFICATION OF SUBJECT MATTER IPC 6 G05B19/418 G05B15/02

According to International Patent Classification (IPC) or to both national classification and IPC

#### **B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols) IPC = 6 - 605B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

ENTS CONSIDERED TO BE RELEVANT	
Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
WOLF V: "DATENAKQUISITION MIT DEM SPI-BUS"	6-9,21, 22,26
26 June 1987 , ELEKTRONIK, VOL. 36, NR.   13, PAGE(S) 96 - 98, 100 XP000037972	
see page 96 - page 98; figure 3	1-5,14, 15,23-25
US 5 072 374 A (SEXTON DANIEL W ET AL) 10 December 1991 see column 2, line 59 - column 9, line 9; figures 2,3	1-5,14, 15,23-25
EP 0 246 666 B (CHRYSLER CORP) 4 May 1994 see column 2, line 52 — column 3, line 39; figure 1	14-20
-/	
	WOLF V: "DATENAKQUISITION MIT DEM SPI-BUS"  26 June 1987, ELEKTRONIK, VOL. 36, NR. 13, PAGE(S) 96 - 98, 100 XP000037972 see page 96 - page 98; figure 3  US 5 072 374 A (SEXTON DANIEL W ET AL) 10 December 1991 see column 2, line 59 - column 9, line 9; figures 2,3  EP 0 246 666 B (CHRYSLER CORP) 4 May 1994 see column 2, line 52 - column 3, line 39; figure 1

Further documents are listed in the continuation of box C.	Patent family members are listed in annex.
<sup>3</sup> Special categories of cited documents :	
"A" document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier document but published on or after the international filing date	"X" document of particular relevance; the claimed invention
"L" document which may throw doubts on priority claim(s) or	cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention
"O" document referring to an oral disclosure, use, exhibition or	cannot be considered to involve an inventive step when the document is combined with one or more other such docu-
other means	ments, such combination being obvious to a person skilled
"P" document published prior to the international filing date but later than the priority date claimed	in the art.  "&" document member of the same patent family
Date of the actual completion of the minutes	
Date of the actual completion of theinternational search	Date of mailing of the international search report
28 November 1997	11/12/1997
Name and mailing address of the ISA	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo ni, Fax: (+31-70) 340-3016	Tran-Tien, T

1

International Application No
PCT/US 97/17009

	Citation of document, with indication, where appropriate, of the relevant passages	Citation of document, with indication, where appropriate, of the relevant passages	US 5 481 456 A (OGURA AKIRA) 2 January 1996 see column 2, line 47 - column 11, line 32; figures 2,4-6  EP 0 383 827 B (ROSEMOUNT INC) 22 February 1995 see page 3, line 16 - page 6, line 10; figure 1  US 5 485 400 A (WARRIOR JOGESH ET AL) 16 January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 14-20 1996 see column 1, line 26 - column 4, line 11;			(1/02 9//1/009
US 5 481 456 A (OGURA AKIRA) 2 January 1996 see column 2, line 47 - column 11, line 32; figures 2,4-6  EP 0 383 827 B (ROSEMOUNT INC) 22 February 1995 see page 3, line 16 - page 6, line 10; figure 1  US 5 485 400 A (WARRIOR JOGESH ET AL) 16 January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 14-20 1996 see column 1, line 26 - column 4, line 11;	US 5 481 456 A (OGURA AKIRA) 2 January 1996 see column 2, line 47 - column 11, line 32; figures 2,4-6  EP 0 383 827 B (ROSEMOUNT INC) 22 February 1995 see page 3, line 16 - page 6, line 10; figure 1  US 5 485 400 A (WARRIOR JOGESH ET AL) 16 January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 1996 see column 1, line 26 - column 4, line 11;	US 5 481 456 A (OGURA AKIRA) 2 January 1996 see column 2, line 47 - column 11, line 32; figures 2,4-6  EP 0 383 827 B (ROSEMOUNT INC) 22 February 1995 see page 3, line 16 - page 6, line 10; figure 1  US 5 485 400 A (WARRIOR JOGESH ET AL) 16 January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 1996 see column 1, line 26 - column 4, line 11;	US 5 481 456 A (OGURA AKIRA) 2 January 1996 see column 2, line 47 - column 11, line 32; figures 2,4-6  EP 0 383 827 B (ROSEMOUNT INC) 22 February 1995 see page 3, line 16 - page 6, line 10; figure 1  US 5 485 400 A (WARRIOR JOGESH ET AL) 16 January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 1996 see column 1, line 26 - column 4, line 11;			
1996 see column 2, line 47 - column 11, line 32; figures 2,4-6  EP 0 383 827 B (ROSEMOUNT INC) 22 February 1995 see page 3, line 16 - page 6, line 10; figure 1  US 5 485 400 A (WARRIOR JOGESH ET AL) 16 January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 1996 see column 1, line 26 - column 4, line 11;	1996 see column 2, line 47 - column 11, line 32; figures 2,4-6  EP 0 383 827 B (ROSEMOUNT INC) 22 February 1995 see page 3, line 16 - page 6, line 10; figure 1  US 5 485 400 A (WARRIOR JOGESH ET AL) 16 January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 1996 see column 1, line 26 - column 4, line 11;	1996 see column 2, line 47 - column 11, line 32; figures 2,4-6  EP 0 383 827 B (ROSEMOUNT INC) 22 February 1995 see page 3, line 16 - page 6, line 10; figure 1  US 5 485 400 A (WARRIOR JOGESH ET AL) 16 January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 1996 see column 1, line 26 - column 4, line 11;	1996 see column 2, line 47 - column 11, line 32; figures 2,4-6  EP 0 383 827 B (ROSEMOUNT INC) 22 February 1995 see page 3, line 16 - page 6, line 10; figure 1  US 5 485 400 A (WARRIOR JOGESH ET AL) 16 January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 1996 see column 1, line 26 - column 4, line 11;	alegory	Citation or document, with indication, where appropriate, or the relevant passages	Relevant to claim No.
1995 see page 3, line 16 - page 6, line 10; figure 1  US 5 485 400 A (WARRIOR JOGESH ET AL) 16 January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 1996 see column 1, line 26 - column 4, line 11;	1995 see page 3, line 16 - page 6, line 10; figure 1  US 5 485 400 A (WARRIOR JOGESH ET AL) 16 January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 1996 see column 1, line 26 - column 4, line 11;	1995 see page 3, line 16 - page 6, line 10; figure 1  US 5 485 400 A (WARRIOR JOGESH ET AL) 16 January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 1996 see column 1, line 26 - column 4, line 11;	1995 see page 3, line 16 - page 6, line 10; figure 1  US 5 485 400 A (WARRIOR JOGESH ET AL) 16 January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 1996 see column 1, line 26 - column 4, line 11;	A	1996 see column 2, line 47 - column 11, line	1-26
January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 14-20 1996 see column 1, line 26 - column 4, line 11;	January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 1996 see column 1, line 26 - column 4, line 11;	January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 1996 see column 1, line 26 - column 4, line 11;	January 1996 see abstract  EP 0 237 839 B (CHRYSLER MOTORS) 28 August 14-20 1996 see column 1, line 26 - column 4, line 11;	<b>\</b>	1995 see page 3, line 16 - page 6, line 10;	1,6,21
1996   see column 1, line 26 - column 4, line 11;	1996   see column 1, line 26 - column 4, line 11;	1996   see column 1, line 26 - column 4, line 11;	1996   see column 1, line 26 - column 4, line 11;	A	January 1996	1,6,21
				A	1996   see column 1, line 26 - column 4, line 11;	14-20

Information on patent family members

International Application No
PCT/US 97/17009

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5072374 A	10-12-91	CA 2027334 A DE 69020306 D DE 69020306 T EP 0427502 A JP 2032961 C JP 3175560 A JP 7058984 B	08-05-91 27-07-95 14-03-96 15-05-91 19-03-96 30-07-91 21-06-95
EP 0246666 B	25-11-87	US 4742349 A US 4739323 A US 4739324 A CA 1282179 A DE 3789728 D DE 3789728 T EP 0246666 A JP 1984867 C JP 7003980 B JP 63024740 A CA 1278872 A JP 1984868 C JP 7003981 B JP 63024741 A CA 1279728 A JP 2566774 B JP 63259754 A	03-05-88 19-04-88 19-04-88 26-03-91 09-06-94 15-12-94 25-11-87 25-10-95 18-01-95 02-02-88 08-01-91 25-10-95 18-01-95 02-02-88 29-01-91 25-12-96 26-10-88
US 5481456 A	02-01-96	JP 4114203 A DE 4129287 A GB 2250107 A,B	15-04-92 05-03-92 27-05-92
EP 0383827 B	29-08-90	US 4818994 A DE 3853166 D DE 3853166 T EP 0383827 A CA 1319267 A JP 2610531 B JP 3500940 T WO 8904089 A	04-04-89 30-03-95 12-10-95 29-08-90 22-06-93 14-05-97 28-02-91 05-05-89
US 5485400 A	16-01-96	US 5333114 A	26-07-94

information on patent family members

International Application No
PCT/US 97/17009

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5485400 A		US 5392162 A	21-02-95
		AU 638507 B	01-07-93
		AU 6649790 A	28-04-91
		CA 2066743 A	03-04-91
		DE 495001 T	18-01-96
		EP 0495001 A	22-07-92
		JP 5501492 T	18-03-93
~		WO 9105293 A	18-04-91
EP 0237839 B	23-09-87	US 4706082 A	10-11-87
		US 4719458 A	12-01-88
		CA 1278871 A	08-01-91
		CA 1300276 A	05-05-92
		DE 3751882 D	02-10-96
		DE 3751882 T	16-01-97
		EP 0237839 A	23 <b>-</b> 09-87
		JP 1117445 A	10-05-89
		JP 2032179 C	19-03-96
		JP 7052877 B	05-06-95
		JP 1125652 A	18-05-89
		JP 2077791 C	09-08-96
		JP 7099513 B	25-10-95