



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : G11C 7/00, 11/40, 17/12	A1	(11) International Publication Number: WO 91/03054 (43) International Publication Date: 7 March 1991 (07.03.91)
(21) International Application Number: PCT/US90/04192 (22) International Filing Date: 27 July 1990 (27.07.90) (30) Priority data: 395,834 18 August 1989 (18.08.89) US (71) Applicant: MOTOROLA, INC. [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US). (72) Inventor: HEROLD, Barry, Wayne ; 861 East Park Drive, Boca Raton, FL 33432 (US). (74) Agents: PARMELEE, Steven, G. et al.; Motorola, Inc., Intellectual Property Department, 1303 East Algonquin Road, Schaumburg, IL 60196 (US).		(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent)*, DK (European patent), ES (European patent), FR (European patent), GB (European patent), IT (European patent), JP, KR, LU (European patent), NL (European patent), SE (European patent). Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>
(54) Title: MEMORY CELL <div style="text-align: center;"> </div>		
(57) Abstract A memory system for the non-volatile storage of digital information. The digital storage element is a semiconductor memory cell (304) which is electrically erasable (301), readable (303), and programmable (301, 304). There is a low voltage (206, 207) read mode provided to decrease system power requirements.		

DESIGNATIONS OF "DE"

Until further notice, any designation of "DE" in any international application whose international filing date is prior to October 3, 1990, shall have effect in the territory of the Federal Republic of Germany with the exception of the territory of the former German Democratic Republic.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MC	Monaco
AU	Australia	FI	Finland	MG	Madagascar
BB	Barbados	FR	France	ML	Mali
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Fasso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GR	Greece	NL	Netherlands
BJ	Benin	HU	Hungary	NO	Norway
BR	Brazil	IT	Italy	PL	Poland
CA	Canada	JP	Japan	RO	Romania
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	LI	Liechtenstein	SN	Senegal
CM	Cameroon	LK	Sri Lanka	SU	Soviet Union
DE	Germany	LU	Luxembourg	TD	Chad
DK	Denmark			TG	Togo
				US	United States of America

MEMORY CELL

Field of the Invention

This invention relates in general to semiconductor memories and more particularly to electrically erasable programmable semiconductor memories.

5 Background of the Invention

Electrically erasable programmable semiconductor memories are well known. The electrically erasable programmable read only memory (EEPROM) was developed to provide an easily
10 alterable, non-volatile storage method for digital data. In order to program a MOS (metal oxide semiconductor) EEPROM device, a programming voltage must be applied to a selected EEPROM storage cell after the EEPROM is write enabled. The EEPROM programming voltage can be supplied externally or
15 generated internally from a lower external voltage supply by a voltage multiplier. Digital data to be stored by the EEPROM typically is written to the storage cell using a V_{pp} voltage supply of 25 volts DC, V_{dd} voltage supply of 5 volts DC, and V_{ss} voltage supply of 0 volts DC. The V_{dd} and V_{ss} voltage
20 supplies are used to represent logical data values of true and false or "1" and "0", respectively, when providing data to the EEPROM in either a serial bit stream or parallel word format. Storage of digital data into EEPROM memory cells is determined by the addressing and bit organization hardware in the EEPROM.
25 Current MOS technology used in EEPROM devices dictates that a programming voltage of 25 volts DC must be applied to the memory element, a floating gate field effect transistor, in the proper manner to either trap (write) or remove (erase) electrical charge from the floating gate. During programming,
30 the programming voltage is applied via the row and column decoder circuitry to the memory cell. Because existing row and column decoder circuitry must provide an interface for the V_{DD} and V_{SS} voltages as well as the programming voltage, complex level shifting and breakdown protection topologies
35 must be employed to prevent the cell from being re-programmed

or erased during normal memory read access. This requirement increases complexity, reduces reliability, and increases the cost of the EEPROM. Another constraint imposed by the need for level shifting circuitry and the higher VDD voltage bias
5 required to allow this circuitry to function properly is that existing EEPROM's cannot be read below a VDD supply voltage of approximately 3.0 volts.

Thus, what is needed is a low power EEPROM circuit architecture capable of being read at a lower voltage.

10

Summary of the Invention

Accordingly, it is an object of the present invention to provide an improved EEPROM cell.

15 In carrying out the above and other objects of the invention in one form, there is provided a circuit architecture for a memory system comprising a row decoder for selectively supplying first, second, third and programming voltages, a column decoder for selectively providing the third
20 and programming voltages, a plurality of memory cells each uniquely coupled between the row decoder and the column decoder, data being written into a cell when the programming voltage and the third voltage is applied from the row decoder and the third voltage is applied from the column decoder, data
25 being read from the cell when the first voltage is applied by the row decoder and the third voltage is applied by the column decoder, data being read from the cell when the second voltage is applied by the row decoder and the third voltage is applied by the column decoder, and data being erased from the cell
30 when the programming voltage and the third voltage is applied by the row decoder and column decoder.

Brief Description of the Drawings

FIG. 1 is a block diagram of a prior art EEPROM memory system.

5 FIG. 2 is a block diagram of the EEPROM memory system in accordance with the preferred embodiment.

FIG. 3 is a schematic of a memory cell in accordance with the preferred embodiment.

10 Description of a Preferred Embodiment

Referring to FIG. 1, the prior art EEPROM architecture shown comprises row decoders 101 and column decoders 102 having three input voltages, V_{pp} (programming voltage, typically 25 volts DC), V_{dd} (drain voltage, typically 5 volts DC), and V_{ss} (source voltage, typically 0 volts DC). The V_{dd} and V_{ss} voltages are used to couple data, address, and control signals to and from peripheral devices (i.e. microprocessors, direct memory access controllers) and the core memory 103.

20 The V_{pp} supply is only required internal to the EEPROM device for programming the memory cell. All presently known EEPROM memory systems must leave the programming voltage generator 104 running or generate an intermediate voltage to provide bias for the row and column decoders 101, 102, because the row and column decoders 101, 102, have integrated the high voltage programming circuitry with the low voltage interface circuitry. By integrating the high and low voltage sections of the decoders, level shifting and breakdown protection circuitry must be included to prevent the high voltage from

30 destroying devices in the low voltage sections. The fact that the programming voltage generator 104 is left on during all modes of operation wastes power.

Referring to FIG. 2, the preferred embodiment of the memory system has row decoders 201 for selectively supplying first, second, third, and programming voltages to the core memory 203, column decoders 202 for selectively providing third and programming voltages to the core memory 203, and a core memory 203 comprised of a plurality of memory cells each uniquely coupled between the row and column decoders 201, 202.

The preferred magnitude for the first, second, third, and programming voltages are 0.0, 1.0, 3.0, and 25.0 volts DC, respectively. The first, second, and third voltages are used to couple data, address, and control signals to and from peripheral devices (i.e. microprocessors, direct memory access controllers), the core memory 203, and programming voltage generator 208. The high voltage 204, 205, and low voltage 206, 207, sections in the row decoders 201 and column decoders 202 are separate in the preferred embodiment. Since the read mode requires only the low voltage sections 206, 207, the controller will shut down the programming voltage generator 208 during read mode operation yielding a system power savings.

Referring to FIG. 3, the preferred embodiment of the EEPROM memory cell comprises a data terminal capable of receiving and transmitting data, a read enable terminal capable of receiving one of the first, second, and third voltages, a write/erase terminal capable of receiving one of the programming voltage and the third voltage, the program enable terminal capable of receiving one of the programming voltage and the third voltage, a current drain terminal, a first field effect transistor 301 having its drain-source current path coupled between a data terminal and a node 302, and a gate coupled to a write/erase terminal, a second field effect transistor 303 having its drain-source current path coupled between a data terminal and a node 302, and a gate coupled to a read enable terminal, and a floating gate field effect transistor 304 having its drain-source current path coupled between a node 302 and a current drain terminal, and a gate coupled to a program enable terminal. Data from the data terminal is written into the memory cell when the programming voltage is applied to the write/erase terminal and the third voltage is applied to the read enable and program enable terminals. Data is read from the data terminal when the first voltage is applied to the read enable terminal and the third voltage is applied to the write/erase, program enable, and current drain terminals. Data is read from the data terminal when the second voltage is applied the read enable terminal and the third voltage is applied to the write/erase, program

enable, and current drain terminals. Data is erased from the memory cell when the programming voltage is applied to the write/erase and program enable terminals and the third voltage is applied to the read enable, data, and current drain terminals.

CLAIMS

1. A memory system comprising:
a plurality of memory cells; and
decoder means for writing, reading, and programming
each of said memory cells uniquely coupled thereto by
5 supplying write, read, and programming voltages respectively,
thereto, the write voltage being multiplied for generating the
programming voltage only when at least one of the cells is
being programmed.
- 10 2. A memory system comprising:
row decoder means for selectively supplying first,
second, third and programming voltages;
column decoder means for selectively providing said
third and programming voltages; and
15 a plurality of memory cells each uniquely coupled
between said row decoder means and said column decoder means,
data being written into said cell when said programming
voltage and the third voltage is applied from said row decoder
and said third voltage is applied from said column decoder,
20 data being read from said cell when said first voltage is
applied by said row decoder and said third voltage is applied
by said column decoder, data being read from said cell when
said second voltage is applied by said row decoder and said
third voltage is applied by said column decoder, and data
25 being erased from said cell when said programming voltage and
said third voltage is applied by said row decoder and said
column decoder.
3. The memory system according to claim 2 wherein said
30 first voltage, second voltage, and programming voltage have
magnitudes greater than said third voltage.
4. The memory system according to claim 2 wherein said
programming voltage has a magnitude substantially greater than
35 said first voltage, second voltage, and third voltage, and
said programming voltage is generated by multiplying said
first voltage.

5. The memory system according to claim 2 wherein said first voltage has a magnitude greater than said second voltage.

5 6. The memory system according to claim 2 wherein said programming, first, second, and third voltages have decreasing magnitudes, respectively.

7. The memory system according to claim 2 wherein said
10 memory cells comprise:

 a data terminal capable of receiving and transmitting data;

 a read enable terminal capable of receiving one of said first, second, and third voltages;

15 a write/erase terminal capable of receiving one of said programming voltage and said third voltage;

 a program enable terminal capable of receiving one of said programming voltage and said third voltage;

 a current drain terminal;

20 a first field effect transistor having its drain-source current path coupled between said data terminal and a node, and a gate coupled to said write/erase terminal;

 a second field effect transistor having its drain-source current path coupled between said data terminal and
25 said node, and a gate coupled to said read enable terminal;
and

 a floating gate field effect transistor having its drain-source current path coupled between said node and said current drain terminal, and a gate coupled to said program
30 enable terminal.

8. An electrically erasable programmable memory cell comprising:

a data terminal capable of receiving and transmitting data;

5 a read enable terminal capable of receiving one of a first, second, and third voltages;

a write/erase terminal capable of receiving one of a programming voltage and a third voltage;

10 a program enable terminal capable of receiving one of a programming voltage and a third voltage;

a current drain terminal;

a first field effect transistor having its drain-source current path coupled between said data terminal and a node, and a gate coupled to said write/erase terminal;

15 a second field effect transistor having its drain-source current path coupled between said data terminal and said node, and a gate coupled to said read enable terminal; and


20 a floating gate field effect transistor having its drain-source current path coupled between said node and said current drain terminal, and a gate coupled to said program enable terminal, whereby data from said data terminal is written into said cell when the programming voltage is applied to said write/erase terminal and said third voltage is applied to said read enable and program enable terminals, data is read from said data terminal when said first voltage is applied to said read enable terminal and said third voltage is applied to said write/erase, program enable, and current drain terminals, data is read from said data terminal when said second voltage is applied said read enable terminal and said third voltage is applied to said write/erase, program enable, and current drain terminals, and data is erased from said cell when said programming voltage is applied to said write/erase and program enable terminals and said third voltage is applied to said read enable, data, and current drain terminals.

9. The memory system according to claim 8 wherein said first voltage, second voltage, and programming voltage have magnitudes greater than said third voltage.

10. The memory system according to claim 8 wherein said programming voltage has a magnitude substantially greater than said first voltage, second voltage, and third voltage, and said programming voltage is generated by multiplying said
5 first voltage.

11. The memory system according to claim 8 wherein said first voltage has a magnitude greater than said second voltage.


1/3




PRIOR ART

FIG. 1

2/3


**FIG. 2**

3/3

**FIG. 3**

INTERNATIONAL SEARCH REPORT

International Application No PCT/US90/04192

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ³		
According to International Patent Classification (IPC) or to both National Classification and IPC IPC (5): G11C 7/00, 11/40, 17/12 U.S. CL: 365/189.01, 365/185; 357/23.5		
II. FIELDS SEARCHED		
Minimum Documentation Searched ⁴		
Classification System	Classification Symbols	
U.S. 365/189.01, 189.09, 230.06, 227, 185; 357/23.5		
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched ⁵		
III. DOCUMENTS CONSIDERED TO BE RELEVANT ¹⁴		
Category *	Citation of Document, ¹⁶ with indication, where appropriate, of the relevant passages ¹⁷	Relevant to Claim No. ¹⁸
X Y	US, A, 4,858,187 (SCHRECK) 15 August 1989 see entire document.	1 2-6
A,P	US, A, 4,896,298 (KOWALSKI) 23 January 1990 see entire document.	all
A	US, A, 4,829,203 (ASHMORE, JR.) 09 May 1989 see entire document.	all
A	US, A, 4,855,955 (CIOA CA) 08 August 1989 see entire document.	all
A	US, A, 4,775,958 (HASHIMOTO) 04 October 1988 see entire document.	all
<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p>* Special categories of cited documents: ¹⁵</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 45%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&" document member of the same patent family</p> </div> </div>		
IV. CERTIFICATION		
Date of the Actual Completion of the International Search ²	Date of Mailing of this International Search Report ²	
01 NOVEMBER 1990	26 DEC 1990	
International Searching Authority ¹	Signature of Authorized Officer ²⁰	
ISA/US	 ALYSSA H. BOWLER	