ELECTRICAL NOISE REDUCER FOR T.V. SIGNALS

Inventors: Chom T. L. Dinh, Brossard; Roger Garceau, Pierrefonds; Marc Pastor, St-Hubert; Gerard Terreault, Pointe-Claire, all of Canada

Assignee: Centre de Recherche Industrielle du Quebec, Quebec, Canada

Filed: Apr. 7, 1983

Int. Cl. 11 H04N 5/21

U.S. Cl. 358/167; 358/36

Field of Search 358/167, 36, 336, 340, 358/905

References Cited
U.S. PATENT DOCUMENTS
4,152,657 5/1979 Roberts 358/167

Primary Examiner—Tommy P. Chin
Attorney, Agent, or Firm—Oblon, Fisher, Spivak, McClelland & Maier

ABSTRACT

A digital system for removing, from a television signal, the electrical noise generated by faulty isolators from power lines. A thin horizontal segment noise detector locates possible noisy pixels (picture elements), and an image horizontal line verifier prevents false alarms given by the noise detector. An image corrector is provided to remove detected noise. The real time algorithm described in the invention is designed to provide a robust detector pseudo independent of noise waveforms, a memory window of three video delay lines, and a low cost digital hardware system.

15 Claims, 6 Drawing Figures
ELECTRICAL NOISE REDUCER FOR T.V. SIGNALS

BACKGROUND OF THE INVENTION

(a) Field of the Invention

The present invention relates to a noise canceller system which removes noise in a television signal and particularly to an image processing system for removing electrical noise disturbance in television signals caused by electromagnetic waves generated by power lines.

(b) Description of Prior Art

In recent years, various devices and systems have been proposed for real time cancelling or reducing noise in a television signal. U.S. Pat. Nos. 4,064,530 and 4,072,984 teach the use of a first order digital filter with a frame delay and a movement detector. A known multiprocessor also teaches the use of the Hadamard transform of frame difference signal for extracting noise. These two known systems, however, require a frame memory, the cost of which is very expensive. Furthermore, the algorithms implemented in these systems, designed for reducing independent white noise are not truly effective for electrical noise which is simply not of the same nature. Faulty isolators on power lines generate sparks of very short duration (a few nanoseconds) radiating electromagnetic waves that are captured by the television signal receiving antenna. The short pulse creates a large disturbance in the receiver that approximates a damped oscillation of a few microseconds duration (the impulse response of the channel). When it is related to the power line frequency of 120 Hz, it produces two bands of thin horizontal speckles drifting across the television screen.

In image processing it is known to use many line masks for detecting those noise speckles. However, in a genuine signal, thin horizontal lines, for example, contour enhancement of alphanumeric characters, are also falsely detected.

In the present invention, a non-linear filter with delayed decision is used as the noise detector. A new signal line detector is also used to inhibit correction of the point erroneously identified as noisy. The signal line detector is simple and effective.

SUMMARY OF INVENTION

A feature of the invention is to provide a digital device which is capable of cancelling electrical noise in a television signal.

Another feature of this invention is to provide an effective noise filter which gives a minimal degradation on the genuine signal.

A further feature of this invention is to provide a robust noise detector which is independent of the noise waveform.

Still another feature of the invention is to provide a relatively simple and inexpensive device where the algorithm requires only three video delay lines and standard fast integrated circuits.

According to the above features, from a broad aspect, the present invention provides an electrical noise canceller system for television signals. The system comprises a noise detector circuit having three digital video delay line inputs representative of three video horizontal lines. The detector provides a binary output signal indicative of the luminance calculation of the pixel difference between the three inputs to determine if a selected one of the lines is noisy or not. A signal verifier circuit is connected to the binary output signal to verify same and provide an output signal to indicate if a noise correction is required on the selected one of the lines. A noise corrector circuit is governed by the output signal of the signal verifier circuit to effect a substitution of a noisy line by a line which is in a non-linear estimate of its immediate neighbouring vertical video lines.

BRIEF DESCRIPTION OF DRAWINGS

A preferred embodiment of the present invention will now be described with reference to an example thereof illustrated in the accompanying drawings in which:

FIGS. 1 and 1a is a block diagram of the electrical noise reducer of the present invention;

FIG. 2a is a block diagram of the delayed detector circuit;

FIG. 2b is a diagram illustrating the functioning of the delayed detector of FIG. 2;

FIG. 3a is a block diagram of the inhibit circuit, and

FIG. 3b is a diagram illustrating the functioning of the inhibit circuit of FIG. 3.

DESCRIPTION OF PREFERRED EMBODIMENTS

The electrical noise reducer of the present invention is a digital image processor functioning in real time at 14.318 MHz sampling rate (four times the colour subcarrier frequency).

Referring to the drawings, FIGS. 1 and 1a illustrates the proposed configuration of the electrical noise reducer. This system includes a noise detector 1, a signal verifier 2, and a noise corrector 3.

The four digital video inputs, from a three delay line memory, have been designated by P1 representing a line delay version of A1; A2 is a line delay version of P2; and AV is a line delay version of A3.

Let P1 be the point to be considered (noisy or not) at a time i. The input P1 and its two vertical neighbours A1 and B1 are fed to the noise detector 1. Precisely, these three inputs A1, P1, B1 are sent individually to their respective luminance filters 4a, 4b and 4c. Each of these filters realizes the following transfer function:

\[ L[i] = [z] \]

where \( z^{-1} \) is the well known pixel delay operator, \( z^2 \) is a double advance operator, and \( z^{-2} \) is a double delay operator. The above transfer function is probably the simplest linear phase transversal filter for luminance calculation. The luminance filter outputs are fed individually to their respective line template circuit 5a, 5b and 5c which is described by:

\[ T[1] = [z] \]

where \( z \) is a single advance operator. This line template is used for hardware simplification. However, the most effective link mask should be \( [1][z] \).

The line template outputs are fed to a difference calculator circuit 6 which gives, in turn, seven outputs. The second order vertical difference:

\[ YTP = [-1][YTA + YTB] \]

is sent to a window detector 7, in which a threshold signal DDT (double difference threshold) is applied.
The window detector output, $DD$, is a binary signal defined as follows:

$$DD = \begin{cases} 1 & \text{if } |YTP_3 - (YTA_3 + YTB_3)| > DDT \\ 0 & \text{elsewhere}. \end{cases}$$

Each of the six first order differences is quantized to three discrete levels by a difference threshold ($DT$). The results are:

$$DYP_{P,q} = \begin{cases} 1 & \text{if } YTP_{P,q} - YTA_{P,q} > DT \\ 0 & \text{if } YTP_{P,q} - YTA_{P,q} = DT \\ -1 & \text{if } YTP_{P,q} - YTA_{P,q} < -DT \end{cases}$$

$$DYP_{P,q} = \begin{cases} 1 & \text{if } YTP_{P,q} - YTB_{P,q} > DT \\ 0 & \text{if } YTP_{P,q} - YTB_{P,q} = DT \\ -1 & \text{if } YTP_{P,q} - YTB_{P,q} < -DT \end{cases}$$

in which $q = -1, 0, 1$.

The combiner function in the circuit 8 is used to reduce the six quantized differences to two binary signals $E_{x}$, $E_{y}$ by the following manner:

$$E_{x} = \begin{cases} 1 & \text{if } DYP_{P,q} = 1 \\ 0 & \text{elsewhere} \end{cases}$$

$$E_{y} = \begin{cases} 1 & \text{if } DYP_{P,q} = 1 \\ 0 & \text{elsewhere} \end{cases}$$

and

$$E_{x+y} = E_{x} \cdot E_{y}$$

in which now $q = -1, 1$.

Mathematical expressions describing the three level quantizers and the combiner 8 are lengthy. Fortunately, the hardware implementation is simple: three comparators and some logical gates (not shown).

The three binary parameters, $DD$, $EV$, $ED$, of the pixel $P$ are fed simultaneously to a delayed detector 9 of a maximum length $L$. The detector binary output $PN$, if it equals to 1 at the time $k$, indicates that the pixel $P_k$ is a possible noisy one. The functioning mechanism of the delayed detector is described as follows:

Consider a window defined by the consecutive 1 of the sequence $EV + ED$.

If the window length (1's number) is less than $L$, if the 1 in the sequences $EV$ and $ED$ coincide one by one, and if within the window the sequence $DD$ gives at least one 1, then, at the end of the window (transition 10), the possible noise sequence $PN$ is decided to be a replica of the sequence $EV$ or $ED$. If not, the sequence $PN$ which equals to 0 outside the window is set to be equal also to 0 (no noise) inside the window.

FIG. 2 illustrates the above statement and a possible hardware realisation of the delayed detector using mainly a series in-parallel out shift register circuit 30, and a parallel in-series out shift register circuit 31.

Referring now again to FIG. 1, the noise detector 1 algorithm is based on two points. Firstly, due to the electrical noise nature, it is reasonable to calculate the luminance in the horizontal direction and to make decision on the vertical and diagonal direction of the same lines. Secondly, since electrical noise results in thin horizontal lines, detector algorithms have to extract only this feature. The proposed one approximates, in a quantitative manner, the fact that the noisy pixel is darker or brighter than each of its vertical or diagonal neighbours.

Experience has shown that the result output PN is not sensitive to the double difference threshold in the window detector 7. A fixed value of about 13 IRE units will yield good result. However, the detector output PN is more sensitive to the difference threshold values of circuit 8; a range from 6 to 12 IRE units is desirable. The maximum length $L$, in the detector circuit 9, is only a physical implementation constraint, values from 40 to 80 pixels are adequate for electrical noise from power lines.

Referring to FIG. 1, the signal verifer circuit 2 is provided to inhibit false detection. The fundamental circuits in this circuit are the filter 11, flatness window detector 12, logical filter 17 and inhibit circuit 20. The delay circuits 10, 14, 15, 19, 22 and 24 are used for causality purpose, i.e. compatible timing.

In a genuine signal, thin horizontal lines, for example, contour enhancement of alphanumeric characters are usually flat or constant in opposition to a damped oscillation of noise waveform. Moreover, the duration of signal horizontal segments is at least five pixels. These observations allow an effective manner for separating signal from noise.

Each point $P_k$ is fed to the filter 11 which realizes the following transfer function:

$$\text{Filter } 11 \equiv \frac{1}{1 + z^{-2}}$$

The filter output $PM_{k}$ is applied to a window detector 12, in which a flatness threshold $FT$ about 3 IRE units is set. The detector output $DPH$ is then given by:

$$DPH = \begin{cases} 1 & \text{if } |PM_{k} - PM_{k+1}| < FT \\ 0 & \text{elsewhere}. \end{cases}$$

The image range detector 13 is used to separate pixels separated by noise. The binary detector output $NSAT_k$ is defined to be 1 if the pixel $P_k$ is within image range ($-20, 120$ IRE units).

An optional binary signal, said valid video $VV$, is used for by-passing, via gate 166, transmitted data in the vertical blanking intervals of T.V. signals.

The detected characteristics $PN_{k}$, $DPH_{k}$, $NSAT_{k}$, $VV_{k}$ of the pixel $P_{k}$ are fed to an AND gate 16b. The gate output $DH_{k}$ is fed, in turn, to a logical filter 17, for deleting some isolated 1 of the sequence input $DH_{k}$. Precisely, the filter 17 is of order "r" if it lets a group of "r+1" or more consecutive 1 input pass through; a smaller group will be inhibited or deleted. The filter order "r"
is programmable from 0 to 7. A good compromise can be obtained if \( r' \) equals to 3.

A supplementary protector circuit 18 is connected to the output of the logical filter circuit 17 to give a supplementary protection for detected genuine line. The groups of consecutive 1 in the sequence input will be enlarged in both sides (right and left) by some additional 1. The supplementary protection can be justified by many facts; the rise time and fall time of image edge, the transfer function of filter 11 (Equation 9), and the idea "no correction around image edge". An additional protection of eight pixels for each side is reasonable.

The binary signals \( \text{PN}_{m} \) and \( \text{FHIC}_{m} \), possible noise and final horizontal contour are sent simultaneously in an inhibit circuit 20. In a similar manner to delayed detector 9, the inhibit circuit 20 can be described as follows:

Consider a window defined by the consecutive 1 of the sequence PN. If, within the window, the sequence signal FHIC contains all 0, then at the end of the window (transition 10) the inhibit circuit output is decided to be a replica of the sequence PN. If not, the inhibit circuit output is set to be equal to 0 along the window.

The inhibit circuit 20 thus separates signal from possible noise.

Moreover, the two extremities of noisy segments are usually weak (below the detection threshold DT). It is desirable now to remove these remaining confetti and a supplementary correction circuit 21 is used for this purpose. A fixed supplementary correction of eight pixels for the left (beginning) and twenty-four pixels for the right (end) is adequate for practical electrical noise.

However, because of this additional correction, a delay circuit 22 and a by-pass circuit 23 are used, as shown in FIG. 1, for preventing noticeable false correction and for consistency with the idea "no correction around image edge".

The output of the signal verifier circuit 2 is the final decision signal, FINDEC, correction or not. The total delay from the time i of the noise detector circuit 1 inputs to the time n of the signal verifier 2 final decision output is about one video horizontal line delay.

Referring now to the noise corrector circuit 3 of the system, the line to be considered for correction is now line A. The input \( \text{A}_{1} \) and its two vertical neighbours \( \text{A}_{V} \) and \( \text{P}_{1} \) are fed simultaneously to the noise corrector circuit 3. Precisely, the inputs \( \text{A}_{V} \) and \( \text{P}_{1} \) are sent individually to their respective composite video estimator circuits 25a, 25b and the input \( \text{A}_{1} \) to delay circuit 26.

The composite video estimator 25a (or 25b) is simply a linear interpolation filter which is described by the following transfer function.

\[
\text{Composite video estimator} = (2 + \frac{1}{z})^{-2} \quad (11)
\]

Again, a delay circuit 26 is used for causality purpose or compatible timing. The outputs of the two estimator circuits 25a, 25b and that of delay circuit 26 are fed to the median filter circuit 27 (Ref. 3). The output, \( \text{MA}_{m} \), of filter 27 and the output \( \text{A}_{n} \) of the delay circuit 26, are sent simultaneously to a data selector circuit 28 which is governed by the final decision signal FINDEC from the signal verifier circuit 2.

The output \( \text{CORRAN}_{m} \) from the selector circuit 28 is described as follows:

\[
\text{CORRAN}_{m} = \begin{cases} 
\text{MA}_{m} & \text{if FINDEC}_{m} = 1 \text{ (correction)} \\
\text{A}_{n} & \text{if FINDEC}_{m} = 0 \text{ (no correction)} 
\end{cases}
\]

Thus, only if a pixel is detected as noisy the system substitutes this pixel by a non-linear estimate from its vertical neighbours. The main reason for rising the median filter circuit 27 is for its edge preservation property (Ref. 3) especially for false detection.

Referring now to FIG. 2, there is shown the implementation of the delayed detector 9. The series-in parallel-out shift register 30 and parallel-in series out shift register 31 provides a double buffering is by using OR gates 32 as shown in the figure. The logic arrays circuit 33 is used for providing mainly two control signals CLEAR 34 and LOAD 35. The delayed detector circuit 9 functioning is illustrated in FIG. 2b.

FIG. 3 illustrates the structure of the inhibit circuit 20, its hardware implementation and functioning. The inhibit circuit 20 is a delayed decision circuit similar to delay detector 9 illustrated in FIG. 2 and it is therefore not necessary to repeat its operation. FIG. 30 illustrates the functioning of the inhibit circuit 20 of FIG. 3.

It is within the ambit of the present invention to cover any obvious modifications thereof, provided such modifications fall within the ambit of the appended claims.

We claim:

1. An electrical noise canceller system for television signals, said system comprising a noise detector circuit having three digital video delay line inputs representative of three video horizontal lines, said detector providing a binary output signal indicative of luminance calculation of pixel difference between said three inputs and having circuit means to determine if a selected one of said lines is noisy or not, a signal verifier circuit connected to said binary output signal to verify said binary output signal, said signal verifier generating an output signal indicative if a noise correction is required on said selected one of said lines, and a noise corrector circuit connected to said output signal of said signal verifier circuit and having circuit means to effect a substitution of a noisy line by a line which is a non-linear estimate of its immediate neighboring vertical video lines.

2. An electrical noise canceller system as claimed in claim 1 wherein said three digital video delay line inputs of said noise detector circuit comprises said selected video line and two adjacent video lines, each said video line being fed to a respective luminance filter for luminance calculation, a line template circuit at the output of each said luminance filters for line masking, a difference calculator fed by said line template circuits and having seven outputs to provide a second order vertical difference signal to a window detector circuit and six first order vertical difference signals to a quantizer and combiner circuit wherein six quantized differences are reduced to two binary output signals indicative of the pixel of the selected video line, and a delayed detector providing said binary output signal from said two binary output signals and a binary signal from the output of said window detector.

3. An electrical noise canceller system as claimed in claim 2 wherein said luminance filters realize a transfer function defined by a formula:

\[
|1 + \frac{1}{(z^2 + z^{-2})}|
\]
where \( z^{-1} \) is the well-known pixel delay operator, said line template being described by a formula:

\[
[1 + (2 + z^{-1})].
\]

4. An electrical noise canceller system as claimed in claim 2 wherein a double difference threshold signal \( DT \) is applied to said window detector circuit, said first order vertical difference signal being defined by a formula:

\[
YTP_r = |(YTA_r + YTB_r) - |(YTA_{r+1} + YTB_{r+1})|
\]

where \( YTP_r \) is the output signal of said line template circuit of said selected video line, \( YTA_r \) and \( YTB_r \) are the output signals of said line template circuits of a vertical neighbor of \( YTP_r \). said binary output signal of said window detector being defined as:

\[
DDT_r = \begin{cases} 
1 & \text{if } |YTP_r - |(YTA_r + YTB_r)| > DDT \\
0 & \text{elsewhere}
\end{cases}
\]

5. An electrical noise canceller system as claimed in claim 4 wherein a difference threshold signal \( DT \) is applied to said quantizer and combiner circuit, said two binary output signals of said quantizer and combiner circuit being calculated from the six differences between the signal of the selected line and said two adjacent vertical lines quantized to three discrete levels by said threshold signal \( DT \) and reduced to said two binary signals.

6. An electrical noise canceller system as claimed in claim 2 wherein said delayed detector has a predetermined window length to determine if said selected signal has noise or no noise from a comparison of the transition of said inputs comprised of said two binary output signals of said quantizer and combiner and said binary signal from said window detector.

7. An electrical noise canceller system as claimed in claim 6 wherein said delayed detector comprises a series in-parallel out shift register circuit and a parallel in-series out shift register circuit.

8. An electrical noise canceller system as claimed in claim 1 wherein said signal verifi er circuit comprises a filter, a flatness window detector, a logical filter, an inhibit circuit and a plurality of delay circuits for compatible timing of said system, said filter also being connected to said selected one of said digital video delay line inputs.

9. An electrical noise canceller system as claimed in claim 8 wherein said filter realizes a transfer function defined by \((1 + z^{-2})\), said filter having an output connected to said flatness window detector having a flatness threshold signal \( FT \) fed thereto, said flatness window detector having an output defined by:

\[
DFTH_r = \begin{cases} 
1 & \text{if } |PM_r - PM_{r+1}| < FT \\
0 & \text{elsewhere}
\end{cases}
\]

and connected to an AND gate circuit, an image range detector connected to the input of said filter to separate pixels saturated by noise and feeding an output digital signal representative of the pixel being within an image range to said AND gate, an optional binary signal for by-passing transmitted data and also connected to said AND gate, said binary output signal of said noise detector also being connected to said AND gate, said AND gate having an output signal connected to said logical filter for deleting some isolated 1 bits of the sequence of 1 bits of said binary output signal.

10. An electrical noise canceller system as claimed in claim 4 wherein a supplementary protector circuit is connected to the output of said logical filter to provide protection in both sides of said output signal of said AND gate, said protector circuit having an output signal connected to said inhibit circuit which also receives said binary output signal from said noise detector output whereby to effect identification of a signal which is noisy, and a supplementary correction circuit connected to the output of said inhibit circuit to provide a fixed pixel correction of said inhibit circuit output signal which decides if said sampled video line requires correction.

11. An electrical noise canceller system as claimed in claim 1 wherein the combination of said noise detector circuit and said signal verifier circuit has a time delay of one horizontal video line.

12. An electrical noise canceller system as claimed in claim 11 wherein a fourth digital video delay line input is connected to said noise corrector circuit, said fourth line input being a time delay line of a third one of said delay line inputs of said noise detector circuit.

13. An electrical noise canceller system as claimed in claim 11 wherein said data selector circuit comprises a data selector circuit to which said output signal from said verifier is fed, a vertical median filter feeding a further input of said data selector circuit representative of immediate vertical neighboring video lines, and a delay circuit connected at an input thereof to a first one of said delayed digital video lines and having an output connected to a further input of said data selector, said data selector effecting said substitution of a noisy line.

14. An electrical noise canceller system as claimed in claim 13 wherein there is further provided two composite video estimator circuits connected to said vertical median filter, said video estimator circuits being fed a second and third one of said digital video line inputs that are immediate vertical neighbors of said first one of said delayed digital video line inputs, said video estimator circuits being capable of substituting a non-linear estimate video line signal from its neighboring vertical video lines when said output signal identifies that said selected video line is noisy.
UNIVERS STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO.: 4,562,470
DATED: December 31, 1985
INVENTOR(S): Chom T.L. Dinh, et al

It is certified that an error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the title page assignee should read

-- (73) Assignee: Solutec Montreal, Canada --.

Signed and Sealed this
Twelfth Day of August 1986

[SEAL]

Attest:

DONALD J. QUIGG
Attesting Officer

Commissioner of Patents and Trademarks