REGULATION 9

COMMONWEALTH OF AUSTRALIA

PATENTS ACT 1952

APPLICATION FOR A STANDARD PATENT

We, HONEYWELL BULL INC., of 121 N. Osceola Avenue, Clearwater, Florida, 34617, United States of America, hereby apply for the grant of a Standard Patent for an invention entitled:-

"VIRTUAL INPUT/OUTPUT COMMANDS"

which is described in the accompanying Complete Specification.

Details of basic application: -

Number:

083,534

Country:

United States of America

Date:

7th August, 1987

Our address for service is:

SHELSTON WATERS 55 Clarence Street

SYDNEY, N.S.W. 2000.

DATED this 5th Day of August, 1988 HONEYWELL BULL INC.

Fellow Institute of Patent Attorneys of Australia

of SHELSTON WATERS

To:

The Commissioner of Patents

WODEN A.C.T. 2606

File:

H5

Fee:

\$285.00

5001512 05/08/88

CONVENTION APPLICATION BY A COMPANY

FORM 8 - REGULATION 12 (2)

AUSTRALIA PATENTS ACT 1952

510-02300-AU

DECLARATION IN SUPPORT OF A CONVENTION APPLICATION FOR A PATENT

(a) Here insert (in full) Name of Company.	In support of the Convention Application made by (a) HONEYWELL BUIL INC.
(b) Here insert Title of Invention.	(hereinafter referred to as "Applicant") for a patent for an invention entitled: (b) "VIRTUAL INPUT/OUTPUT COMMANDS"
(c) and (d) Here Insert Full Name and Address of Company Official authorised to make declaration.	(c) Lewis P. Elbinger
	of (d) 121 North Osceola Avenue, Suite 206, P.O. Box 10593, Clearwater, Florida, U.S.A. 34617
	do solemnly and sincerely declare as follows:
	1. I am authorised by Applicant to make this declaration on its behalf.
(e) Here Insert Basic Country followed by date	2. The basic Application(s) as defined by section 141 of the Act was / were made
of Basic Application. (f) 입념하는 Insert Full Name(s) of Applicant(s)	In ^(e) U.S.A. on the 7 day of August 19 87 by (f) Joseph G. DiChiara; Harry W. Brown; Joseph M. Valentine;
n _o Basic Country.	in
6 0 0 0 0 0 0 0 0 0	by
0 0 0	in
	inon theday of
	by
(c) Here Insert (in full) Name and Address of actual Inventor or Inventurs.	3 (g) Joseph G. DiChiara, 17 Hampden Avenue, Burlington, Massachusetts, 01803, U.S.A., Harry W. Brown, 20 Edith Road,
a a	East Weymouth, Massachusetts, 02189, U.S.A., Joseph M Valentine,
	75 Indian Head Road, Framingham, Massachusetts, 01701, U.S.A.
	is/are
C	the actual inventor(s) of the invention and the facts upon which Applicant is entitled to make the
* C	Application are as feliows:
See reverse side of this form for guidance in completing this part.	Applicant is the Assignee of the said Inventor(s)
	4. The basic Application(s) referred to in paragraph 2 of this Declaration was/were the first
e e e e e e e e e e e e e e e e e e e	Application(s) made in a Convention country in respect of the invention, the subject of the
	Application.
	DECLARED at Clearwater, Florida, U.S.A.
(h) Personal Signature of Declarant (c) (no seal, witness or legalisation).	this
	(Signature of Declarant) Lewis P. Elbinger

To THE COMMISSIONER OF PATENTS.

Patent Counsel to

HONEYWELL BULL INC.

(12) PATENT ABRIDGMENT (11) Document No. AU-B-20522/88 (19) AUSTRALIAN PATENT OFFICE (10) Acceptance No. 611468

(54) Title VIRTUAL INPUT/OUTPUT COMMANDS

International Patent Classification(s)

(51)⁴ G06F 012/14

(51)⁵ G06F 012/10

- (21) Application No.: 20522/88
- (22) Application Date: 05.08.88

- (30) Priority Data
- (31) Number (32) Date (33) Country 083534 07.08.87 US UNITED STATES OF AMERICA
- (43) Publication Date: 09.02.89
- (44) Publication Date of Accepted Application: 13.06.91
- (71) Applicant(s)

HONEYWELL BULL INC.

(72) Inventor(s)

JOSEPH G. DICHIARA; HARRY W. BROWN; JOSEPH M. VALENTINE

- (74) Attorney or Agent SHELSTON WATERS, 55 Clarence Street, SYDNEY NSW 2000
- (56) Prior Art Documents
 US 4419728
 US 4155119
 US 4084227
- (57) Claim
- 1. Apparatus for translating a virtual I/O command to a physical I/O command comprising:

first means for storing a virtual I/O command including a virtual channel number identifying a particular device and the user privilege of a user; second means for storing a descriptor segment identifying said user;

a first table means coupled to said first means and said second means and being responsive to a first portion of said channel number stored in said first means and said descriptor segment identifying said user and stored

(11) AU-B-20522/88

(10) 611468

in said second means for locating an I/O page descriptor identifying a family of devices available to said user;

a second table means coupled to said first means and said first table means and responsive to said channel number and said I/O page descriptor for locating an I/O descriptor including a physical channel number identifying said particular device and a required privilege for a user; and

third means coupled to said first means and said second table means including comparison means for verifying user privilege to permit user access to a device by comparing said user privilege with said required privilege, and in response to verification of user privilege, replacing said virtual channel number by said physical channel number, thereby generating said physical I/O command.

COMMONWEALTH OF AUSTRALIA

FORM 10

PATENTS ACT 1952

COMPLETE SPECIFICATION

FOR OFFICE USE:

Class

Int.Class

Application Number: Lodged:

riority:

Related Art:

Name of Applicant:

HONEYWELL BULL INC.

. Address of Applicant:

121 N. Osceola Avenue, Clearwater, Florida, 34617, United States of America

Actual Inventor:

Joseph G. DiChiara, Harry W. Brown, and

Joseph M. Valentine

Address for Service:

SHELSTON WATERS, 55 Clarence Street, Sydney

**Complete Specification for the Invention entitled:

"VIRTUAL INPUT/OUTPUT COMMANDS"

The following statement is a full description of this invention, including the best method of performing it known to us:-

VIRTUAL INPUT/OUTPUT COMMANDS

Scope of the Invention

This invention relates generally to the data processing field, and more particularly to the apparatus for providing a 5 more secure input/output (I/O) system.

Description of the Prior Art

Protection is required of data processing systems to separate multiple users from each other, and users from the operating system. Protection refers to a mechanism for 10 controlling the access of programs, processes, or users to the resources of a computer system. Protection is basically an internal problem—the requirement of controlling access to programs and data stored in a computer system.

Computer security requires an adequate protection

15 system and also consideration of the external environment the computer is to be operated in. Security is the mediation of access by subjects within a computer system to objects based upon a policy that the system is enforcing. Assurance is a measure of confidence that the integrity of a system and its data will be preserved.

Secure systems should possess certain capabilities such as:

1. Access Control - People/objects attempting to access computers can be positively and reliably identified.

- 2. Process Control Integrity Persons/objects will be restricted to particular functions and separation of users must be assured.
- 3. Violations of system security can be detected.
- 5 4. Messages between users and the computer can be kept secret and tamper-proof.
 - 5. Hardware and software can be made tamper-proof.
 - 6. Systems can be designed with high reliability.

Many of these capabilities are found in other computing 10 systems, typically the Multics* system in use at Massachusetts Institute of Technology and the Honeywell Secure Communications Processor (SCOMP).

Multics stores the processes in privileged rings in memory for security reasons and uses virtual addressing.

15 However the Multics system does not take advantage of the protection afforded by using the virtual I/O command system.

The SCOMP system also stores the processes in privileged rings in memory for security reasons and uses virtual addressing. But SCOMP also takes advantage of the protection afforded by using the virtual I/O command system. However SCOMP includes separate logic boards for performing the virtual I/O to physical I/O translation.

^{*} Trademark of Massachusetta Institute of Technology

OBJECTS OF THE INVENTION

Accordingly it is an object of this invention to provide a data processing system having an improved security input/output (I/O) command system that is less costly to 5 implement and has an improved throughput.

This invention is pointed out with particularity in the appended claims. An understanding of the above and further objects and advantages of this invention can be obtained by referring to the following description taken in conjunction 10 with the drawings.

1111

DESCRIPTION OF THE DRAWINGS

The manner in which the method of the present invention is performed and the manner in which the apparatus of the present invention is constructed and its mode of operation 5 can best be understood in the light of the following detailed description together with the accompanying drawings in which like reference numbers identify like elements in the several figures and in which:

Figure 1 is an overall block diagram of a data 10 processing system.

Figures 2A through 2E show the format of the input/output commands.

Figure 3 is a partial block diagram of the virtual memory management and central processing unit.

15 Figure 4 is a block diagram of the register and tables of the secure input/output system.

Figure 5 is a flow diagram of the virtual input/output firmware implementation.

SUMMARY OF THE INVENTION

This invention provides multilevel security within a computer system of input/output (I/O) commands sent over a system bus to peripheral devices.

An I/O command sent over the system bus includes a physical channel number identifying the device and a function code which specifies the function the device will perform. The operating system generates a virtual I/O command which includes a ring number, a virtual channel number and the 10 function code.

Firmware performs a number of checks on the virtual I/O command before translating the virtual channel number to the physical channel number. These checks which are made before the physical I/O command is generated include:

a - verifying that the user is privileged to access the process,

15

20 .

25

- b verifying that the IOLD buffer is within a 2KB limit,
- c verifying that the descriptors are valid and that the user is permitted access to the device,
- d verifying the virtual channel number location of the I/O descriptor against the size of the page table containing the descriptor, and
- e verifying the IOLD data buffer is marked as an IOLD buffer by the system software.

This is accomplished by the firmware which accesses a reserved portion of a control store using a number of registers and tables to perform the verification and translation of virtual address to physical address.

The operating system generates a tree of memory descriptors and device descriptors and stores a pointer to this data structure information in a descriptor segment base register. The information specifies the base address of a 5 descriptor segment page table. A value of the high order bit of the virtual channel number is used to determine the constant to be added to the base address to give the physical memory address of I/O page descriptor words. The I, page descriptor includes a validity bit, the size of the I/O descriptor table and the base address of the I/O descriptor table. The virtual channel number is added to the base address as an inde, to the I/O descriptor.

The I/O descriptor includes a validity bit, a read or a write permission bit, ring bracket bits, and a physical 15 channel number. The firmware checks the validity bit, verifies that the virtual I/O command calls for the proper read or write operation, verifies the ring bracket bits against the virtual I/O command ring number. If all of these checks perform correctly, then the physical channel number 20 seplaces the virtual channel number in the command and the physical I/O command is sent out over the system bus.

There is a descriptor segment page table and an I/O descriptor table for each user. This enables the operating system to readily change the privileges of a user.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Figure 1 shows a multiprocessing system, which includes a number of subsystems, each coupled to an asychronous system bus 2 by a separate interface.

These subsystems include a central subsystem (CSS) 4 coupled to system bus 2 by system bus interface (SBI) 2-10 and a CSS 4A coupled to system bus 2 by SBI 2-10A. Only two CSS's are shown, however any number of CSS's may be coupled to system bus 2 by their respective interfaces. Each of the 10 SBI's include bus interface logic circuits of the type disclosed in Figure 9 of U.S. Patent No. 3,995,258.

Also coupled to system bus 2 via an SBI 2-8 is a system management facility (SMF) 20. A memory sybsystem 8 is coupled to system bus 2 by a SBI 2-2. A number of peripheral controllers 14, typically, a disk controller, a unit record controller, a magnetic tape controller, a communications controller and the like may be coupled to system bus 2 by their respective SBI's, similar to SBI 2-4. Each peripheral controller 14 has coupled to it, a number of appropriate devices 18.

Each CSS includes a cache, a control store, two central processor units (CPU) and their respective virtual memory management units (VMMU). CSS 4 includes a CPU 0 4-2, with its VMMU 0 4-8, a CPU 1 4-4 with its VMMU 1 4-10, a control store 4-12 and a cache 4-6. Although a CSS having dual CPU's is disclosed, it is understood that the invention may be incorporated in a system having a single CPU.

All communications between subsystems is accomplished by one subsystem sending out a command on system bus 2 and receiving a response from the addressed subsystem.

SMF 20 controls the initialization of system 1, as well as the monitoring of a number of system and environmental functions. SMF 20 includes a watchdog timer and a real time clock which are set by commands received by SMF 20 and from 5 system bus 2 from one of the CPU's. The SMF 20 responds when the watchdog timer has decremented to zero by sending a corresponding command over system bus 2 to the CPU that initially sets the clock. In addition the SMF 20 monitors the power and temperature and alerts the subsystems if the 10 power or temperature exceed predetermined limits. The SMF 20 operation is described in Australian Patent No. 595,320 entitled "System Management Apparatus for a Multiprocessor System".

The system supports both physical addresses and virtual Most software visible addresses are virtual 15 addresses. addresses. The VMMU will translate the virtual addresses to The physical addresses are used by the physical addresses. CPU to address cache or memory. For example CPU 0 4-2 will send a virtual address to VMMU 0 4-8 over the bus BP 38. 20 VMMU 0 will translate the virtual address to a physical address and send the physical address to cache 4-6 and memory 8 via a bus PA 39. If the contents of the physical address is stored in cache 4-6, then it will be sent immediately back to CPU 0 4-2, otherwise the command containing the physical 25 address is sent to memory 8 via SBI 2-10, system bus 2 and SBI 2-2. The contents of the physical address location will be sent back to the CPU 0 4-2 via SBI 2-2, system bus 2 and SBI 2-10 by a response command.

A security kernel, consisting of operating system 30 software, CPU and VMMU hardware, and virtual I/O processing



is the implementation of a reference monitor for the secure DPS6 PLUS product. The reference monitor is an abstract concept that must meet three security requirements. These are:

- Complete mediation of subjects to objects,
 - 2. Isolation, and
 - 3. Verification.

The complete mediation aspect is met by the Virtual Memory Management Unit which mediates all requests to 10 memory. This mediation procedure also includes access permission checking. The virtual I/O firmware is also part of this requirement. All I/O commands are virtual and are allowed on the basis of certain access permissions and checking procedures.

The isolation aspect is met by the use of a hardware ring structure that separates security and system processing from user application processing. This feature is also enforced by the underlying hardware and firmware which compares the domain of execution with permissions allowed and contained in descriptor data structures.

The verification aspect is met by the generation of a formal top level specification which is compared to and verified with a formal or informal mathematical model of the security policy to be enforced. The model used is dependent upon the certification level being sought as described in the "Trusted Computer Security Evaluation Criteria" (DOD 5200.28-STD - December 1985).

I/O commands generated by the operating system include a virtual channel number and a ring number. The firmware 30 verifies the ring number and the validity of the command, and

in conjunction with an I/O Descriptor Table stored in memory 8 translates the virtual channel number to the physical channel number. The I/O command which includes the physical channel number is sent out over system bus 2. The peripheral subsystem recognizing its physical channel number acknowledges the acceptance of the command and performs the operation specified by the function code portion of the command.

All of the CPU and VMMU operations are controlled by 10 selected bits of control store words read out from control store 4-12. Control store 4-12 is divided into an A portion for controlling normal CSS operation including virtual address to physical address translation, and a B portion for controlling the implementation of the virtual I/O within the 15 existing virtual memory system.

Virtual I/O processing provides security by separating the system 1 resources from the user domain. This assures that the necessary permission checks are completed before the I/O command is sent out over system bus 2 to the peripheral subsystem.

Figures 2A through 2D show the I/O command sent out over system bus 2. Figure 2E shows the format of the virtual I/O command with ring number and virtual channel number and the translated physical I/O command with its physical channel number.

Note that throughout the specification the notation "IO" will refer to Figures 2A, 2B and 2C. The notation "I/O" will refer to Figures 2A, 2B, 2C and 2D; that is, the notation "I/O" will encompass IO and IOLD.

Figure 2A shows the format of an IO output command generated by the CPU. The signals over system bus 2 include 32 address signals 0-23, A-H, and 32 data signals 0-31. Also

included are a number of control signals (not shown). For the IO output command, address signals 8-17 specify the physical channel number of the distribution subsystem, address signals 18-23 specify the function code. Data bits 50-31 specify information which is transferred to the subsystem specified by the channel number. The data bits will perform as specified by the function code.

Figure 2B shows the format of the IO input command generated by the CPU which includes the channel number of the 10 device and the function code specifying the information requested by the CPU. Data bits 0-9 specify the physical channel number of the CPU that generated the command. Data bits 16-31 specify optional information for the device.

Figure 2C shows the format of the IO response to the IO input command. The physical channel number of the source is now the physical channel number of the destination. Data bits 0-31 specify the information requested by the function code of the originating command. There is no virtual to physical channel number translation required for the source 20 channel number of Figure 2B and the physical channel number of Figure 2C.

Figure 2D shows the format of the 2 cycles of the input/output load (IOLD) output command. The first cycles specifies the starting memory 8 address of a block transfer 25 and the second cycle specifies the range or number of words in the block.

Note that the function code of hexadecimal 09 indicates the 32 bit address is specified by the 16 address bits A-H, 0-7 and 16 data bits 0-15. Function code hexadecimal OD indicates that data bits 0-15 specify the range. Address bits 8-17 specify the channel number of the same device during both bus cycles.

1,146

Figure 2E shows the format of the virtual I/O channel number command and the format of the translated physical I/O channel number command. Note that the physical channel number specified by address bits 8-17 of Figures 2A, 2B and 5 2D were translated from the virtual channel number 2-8 and the direction (D) bit 9. The remaining address and data bits are transferred without translation.

I/O channel numbers range from hexadecimal 010 through 3FF. CPU channel numbers range from hexadecimal 000 through 10 00F. Full duplex devices, such as communication lines, use two channel numbers with the low order bit (D) identifying which half of the line, transmit or receive, is being addressed.

Virtual channels range from 0-63, with one page of 15 kernel-only I/O descriptors, and one page of shared I/O descriptors. The page to be accessed is determined by Bit 2 (MSB) of the virtual channel number.

Half duplex devices, such as tape drives, use the D bit at logical 0 to specify an input operation and at logical 1 20 to specify an output operation.

Unidirectional devices, such as card readers, would have the D bit set at logical 0 (an even function code).

Ring protection consists of a set of hierarchical levels of protection and may be visualized as a set of N concentric circles numbered 0, 1, 2,...N-1, from the inside out. The memory 8 space included in circle 0 is called ring 0, the memory 8 space included between circles 1 and 2 is called ring 2. Every segment of a process is placed in one ring of memory 8. The closer a segment is to the center, the greater its protection and privilege. Four rings numbered 0, 1, 2 and 3 are supported by the CSS, ring 0 is the most privileged and ring 3 the least.

The Security Kernel of the Operating System with the exception of the I/O resides in the ring 0. The process scheduling of the memory management resides in ring 1. Trusted software resides in ring 2. Trusted software can 5 violate either a security or integrity property enforced by the Security Kernel. Trusted software also provides functionality requiring high integrity. User Applications are in ring 3, the least privileged and are supported by an untrusted ring 2 Secure Kernel Interface Package.

10 Application Software cannot run on top of trusted software.

A user is given a classification by the operating system. The classifications are unclassified, secret and top secret. This gives the user access to processes in specific rings. Assuming a user with a top secret classification is given access to ring 1, a secret user is given access to ring 2 and an unclassified user is given access to ring 3, then the collowing rules apply. A user cannot read up; that is, a user with a secret classification who is given access to processes in ring 2 cannot read processes in ring 1 or ring 20. A user cannot write down; that is, the user with the secret classification may not write a process in ring 3.

A procedure has associated with it three ring numbers RI, R2 and R3, called its ring brackets. If R3 > R2, the procedure is a gate for ring R2, accessible from rings no higher than R3. If R2=R3, the procedure is not a gate.

Figure 3 shows a portion of the VMMU and the CPU which are a part of the invention. It should be noted that VMMU 0 4-8 and VMMU 1 4-10, as well as CPU 0 4-2 and CPU 1 4-4 are duplicates. Therefore VMMU 0 4-8 and CPU 0 4-2 will be used to describe the invention. However it is understood that the invention could operate equally well with VMMU 1 4-10 and CPU 1 4-4.

A register file 46 of CPU 0 4-2 includes sixty-four 32 bit registers. The functions of these registers are described in Australian Patent No. 588,865, entitled "Microprocessors on a Single Pemiconductor Chip". Also included is a descriptor segment base register that is duplicated in the VMMU 0 4-8 VM-RAM 30.

Operands are received from BP bus 3%, stored in a data-in register 26, and stored in a register of register file 46 via B bus 40, an arithmetic logic unit (ALU) 48, a BI bus 44, or a shifter 24 and BI bus 44. An arithmetic operation is performed on two operands in register file 46 by reading one operand into the A bus 42 and another operand over B bus 40, and applying both operands to their respective ALU 48 inputs.

15 The ALU 48 performs the arithmetic operation specified by control store 4-12 signals (not shown). The result of the arithmetic operation is written back into register file 46 vis BI bus 44 or via the shifter and the BI bus 44.

A 32 bit Q register 22 acts as an extension of the ALU 20 48 to process 64 bit operands. Q register 22 also stores partial products and partial quotients during the execution of binary multiplication and division instructions. The shifter 24 is operative with the ALU 48 for executing normal 32 bit shift operations. The shifter 24 is operative with 25 the Q register 22 and the ALU 48 to execute 64 bit shift operations. Control signals (not shown) from control store 4-12 control all of the operations of the register file 44, ALU 48, shifter 24, Q register 22 and data-in register 26.

The VMMU 0 4-8 includes a decoder 32 which receives 30 control store 4-12 signals to address one of the twenty-eight locations of a 32 bit virtual memory random access memory (VM-RAM) 30. The portion of the DSBR 54 of this invention is



stored in two locations of the VM-RAM 30. Information is loaded into VM-RAM 30 from BP bus 38, BP latch 36 and internal bus 34. Control signals (not shown) control the input and output of latch 36.

Figure 4 shows the logic flow for translating the virtual I/O command to a physical I/O command as shown in Figure 2E.

The operating system maintains an access control list for each device that defines which users have access to the 10 device. Whenever a process needs to address a new device, the operating system checks the list of the target devices to determine if access is allowed to the process. If access is allowed, the operating system 50 generates the virtual I/O command 52 which is stored in a location in memory 8 and also 15 loads the following information into DSBR 54 which is stored in the location in VM-RAM 30.

Bit 0, if set, indicates that a new stack is to be used and the Call and Return Instructions are allowed. This is not a part of the invention and is therefore not described on further.

Bit 1, if set, indicates that virtual I/O commands are generated by the operating system 50.

Bits 4-23 specify the physical page frame base address in memory 8. However, bits 24-31 offset the base address to allow a descriptor segment page table 56 to start at a module 4 word boundary.

The descriptor segment page table 56 includes four page descriptors PDO through PD3 which are used in the normal virtual memory address to physical memory address translation. This normal operation also includes processing the IOLD range commands.

The descriptor segment page table 58 also includes an I/O page descriptor 4 and an I/O page descriptor 5. The state of the high order bit of the virtual channel number (bit 2 of the virtual I/O command) specifies that hexadecimal 8 is added to the offset base address to locate I/O page descriptor 4. Hexadecimal A is added to the offset base address to locate I/O page descriptor 5.

The I/O page descriptor 4 points to a table of 64 I/O descriptors (not shown) and I/O page descriptor 5 points to a 10 table of 64 I/O descriptors identified as 63 through 127. The I/O descriptor is typical of those selected by I/O page descriptor 5.

There are 128 I/O descriptors divided into 64 global descriptors and 64 local descriptors. Global descriptors are 15 considered system device descriptors and are used to allow the security kernel to access the kernel file system devices within any process. Local descriptors are defined as being private to the process and are associated with the user I/O devices which are mapped into the processes address space by 20 the security kernel.

The information in the I/O page descriptor 5 is as follows.

Bit 0 specifies the valid indicator (V) which indicates a valid I/O page descriptor.

25 Bit 1 specifies the used indicator (U) which indicates that the page was accessed.

Bit 2 specifies the modified indicator (M) which indicates that the page was modified.

Bits 4-23 specify the physical page frame number 30 address of the I/O descriptor table 58.

Bits 26-30 specify the number of virtual device descriptors in the I/O descriptor table 58. A fault is indicated if the virtual channel number is larger than the I/O device table size.

The physical page frame number specifies the memory 8 base address of the I/O descriptor table 58. The virtual channel number bits 2-8 point to the I/O descriptor in the I/O descriptor table 58.

The I/O descriptor defines the access rights the 10 process has to the device for the read or write operation, and the physical channel number of the device. Other information in the I/O descriptor is as follows.

Bit 0, the valid indicator (V) indicates an I/O channel fault, (trap 37), if at ZERO.

Fit 1, the read-permit indicator (R) allows an IOLD instruction specifying a read operation if the bit is a ONE and the process is being executed in a ring number less than or equal to R2. If this access check is not met, then an I/O channel access fault, (trap 38), is indicated.

Bit 2, the write-protect indicator (W) allows an IOLD specifying a write operation if the bit is a ONE and the process is being executed in a ring less than or equal to R1. If this access check is not mut, then an I/O channel access fault is indicated.

For IOLD instructions, bits 4 and 5, R1, specifies the highest ring number of the write bracket for the media of this device. Bits 6 and 7, R2, specifies the highest ring number of the read bracket for this device.

For IO instructions, bits 4 and 5, R1, specifies the 30 highest ring number of the control bracket for this device.

Bits 16-22 must be ZERO and bits 23-31 plus the original direction bit D of the virtual channel number make up the physical channel number of the I/O device and whether the command is a read command or a write command.

The DSBR 54 is loaded with a unique frame number and offset for each user. DSBR bits 4-31, therefore, point to a unique Descriptor Segment Page Table 56. There are as many descriptor segment page tables 56 as there are users. There is also a unique process descriptor segment 60 for each user.

The total memory size for system 1 is up to 16 megabytes of physical memory and 2 gigabytes of virtual memory. Memory 8 stores the physical memory bytes and a number of mass storage devices store the virtual memory bytes.

A segment size may be up to 2 megabytes. A process may include up to 1024 segments. A page contains 2K bytes with up to 1024 pages per segment. The virtual address is expressed as a 10 bit segment number and a 20 bit displacement, which in conjunction with the contents of the 20 DSBR 54 and the following tables generate the memory 8 physical address of the desired double word (30 bits).

In the unique process descriptor segment that contains all descriptors of a process, the descriptor segment page table 56 includes descriptor (PD) 0 which points to segment descriptors (SD) 0-255, PD 1 which points to SD 256-511, PD 2 which points to SD 512-767 and PD 3 which points to SD 768-1023.

PD 0 through PD 3 each point to their respective segment descriptor tables. The contents of the segment 30 descriptor tables, if paged, point to a table of page descriptors. The page table stores descriptors that contain

the physical addresses in main memory 8 which correspond to the virtual address generated by the operating system. This is normal system operation for translating virtual memory addresses to physical memory addresses.

During normal operation the IOLD range command of Figure 2D is processed as follows.

A selected page descriptor of descriptor segment page table 56, for example PD1, is loaded with the page number of a processor descriptor segment 60. Each processor descriptor 10 segment 60 includes 256 segment descriptors per page. addition to the validity (V) bit 0, bit 1 is a privileged If set, execution of privileged instructions indicator (PR). is allowed only if in ring 0. If not set, no privileged instructions are allowed and if one is encountered then a 15 trap 13 is called. The IOLD (IO) bit 2 set indicates that this is an IOLD buffer segment for direct memory access (DMA) If not set and an IOLD instruction is executed transfers. specifying this segment, then a protected memory trap 14 is called.

The page number bits 4 through 22 plus the offset bits 23 through 31 of the processor descriptor segment 60 point to a selected page descriptor (PDX) of an IOLD buffer segment page table 62 which stores 1024 thirty-two bit page descriptors.

Bits 0, 1 and 2 (V, U and M) were described supra. The page number bits 4 through 23 of the IOLD buffer segment page table 62 points to an IOLD buffer segment page frame 64 in memory 3. The maximum buffer page size is 2048 bytes if the page number of the IOLD buffer segment page table 62 points to the base address of the page frame 64. If the base address is incremented by an offset, then the range is less than 2048 bytes since a page crossing is not allowed.

It should be noted that during the first translation for a user of virtual I/O to physical I/O, that portions of the contents of the descriptor segment page table 56 and portions of the contents of the I/O descriptor table 58 are 5 brought into cache 4-6. Subsequent I/O command translations required for the same user may be accomplished at the cache 4-6 speed rather than the slower memory 8 speed.

For the Figure 5 description the commands of Figures 2A through 2C are called IO commands and the commands of Figure 10 2D are called IOLD commands. The firmware will treat both cycles of the IOLD command as an IOLD command. Then notation I/O will refer to both IO and IOLD.

Figure 5 is a flow diagram of the Virtual I/O Firmware implementation. The CPU 0 4-2 executes the software 15 instructions which in turn address the B portion of the control store 4-12 in order to translate the virtual I/O channel number to the physical I/O channel number.

Decision block 72 tests bit 1 of the contents of the DSBR 54 and branches to block 74 if this is not a virtual I/O The decision blocks are implemented transferring information to register file 46, Figure performing the actions called for in ALU 48 and shifter 24 and transferring the result back into register file 46 where This is accomplished by it is available to the firmware. 25 signals from control store 4-12. Block 74 interprets the command as having a physical channel number and causes the CPU 0 4-2 to send the command directly over system bus 2. Otherwise decision block 76 reads bits 0 and 1 of the current ring number of the I/O instruction in memory that the CPU 0 30 4-2 is executing. If it is not a privileged instruction; that is, it is not a ring 0 or ring 1 instruction, then block 78 calls for a trap 13 to notify the operating system to stop the process.

Otherwise block 80 computes the location in memory 8 of the I/O page descriptors 4 or 5 of the descriptor segment page table (DSPT) 56. This is done by the CPU 0 4-2 adding the base address, (bits 4-31 of descriptor segment base register 54) to either hexadecimal 8 or hexadecimal A, depending on the state of the high order bit of the virtual channel number (bit 2).

Block 82 fetches the I/O page descriptor from memory 8 location and stores it in a working register of the CPU 0 4-2 10 register file 46, Figure 3.

Decision block 84 tests the valid (V) bit 0 of the I/O page descriptor. The valid bit true indicates that the page is in memory 8. If not true, then a page fault is generated to tell the operating system to bring the page into memory 8. The page is usually in the disk subsystem. Block 86 would then call for a standard page fault routine which is implemented by hardware.

Otherwise block 88 stores the I/O page descriptor from the descriptor segment page table 56 in a working register of the CPU 0 4-2, register file 46. The location in memory 8 of the I/O descriptor is generated by adding the virtual channel number to the physical page frame number of the I/O page descriptor.

Decision block 90 compares the table size stored in the 25 I/O page descriptor with the virtual channel number to make sure that the I/O descriptor table 58 can accommodate the virtual channel number. If the virtual channel number is greater than the size, then block 92 calls for a trap 37 indicating a virtual channel number bound fault.

30 If the I/O descriptor table 58 is large enough, then block 94 fetches the I/O descriptor from memory 8 and stores it in a working register of CPU 0 4-2, register file 46.

Decision block 96 tests the valid (V) bit 0 of the I/O descriptor and branches to block 98 if the bit is reset to indicate an I/O fault trap number 37.

Otherwise block 100 computes $R_{\mbox{eff}}$ from the ring bits 0 5 and 1 of the virtual I/O command.

 $R_{\mbox{eff}}$ is the maximum value (least privileged) of the rings in which are stored the commands that make up the IOLD or I/O command.

Decision block 101 tests if the virtual I/O command is 10 an IO command, Figures 2A, 2B or 2C, or an IOLD command, Figure 2D, by examining the OP code field of the instruction in memory 8 that initiated the command. If the instruction calls for an IO command, then decision block 103 tests the Reff value against R1 in the I/O descriptor. If the value of 15 Reff is greater than R1, then block 105 initiates a trap 38 I/O access fault operation. If Reff is less than or equal to R1, then the firmware branches to block 118 which replaces the virtual channel number with the physical channel number from the I/O descriptor of the I/O descriptor table 58.

Decision block 102 tests the D bit 9 of the virtual I/O command. If bit 9 indicates a device input command, the decision block 108 tests if the R bit 1 of the I/O descriptor is set and if Reff is less than or equal to R2, bits 6 and 7 of the I/O descriptor. If yes, then block 140 sets the M bit 25 2 in the IOLD buffer page descriptor. If not, then block 106 calls for an access fault 38 via the firmware access checking.

If decision block 102 indicated a device output command by testing the state of the D bit in the virtual IOLD

command, then decision block 104 tests that the W bit of the I/O descriptor is set and the value $R_{\hbox{\scriptsize eff}}$ is less than or equal to R1 (bits 4 and 5) of the I/O descriptor. Otherwise block 106 generates the trap 38.

Block 110 sets the modifier (M) bit (bit 2) of the I/O page descriptor.

Decision block 112 tests if I/O bit 2 in the segment descriptor for the IOLD buffer located in the processor descriptor segment (PDS) 60 is set. If not set, then block 10 114 calls for a trap 14 protection violation routine. Otherwise decision block 116 tests if the IOLD buffer size is less than or equal to 2048 bytes by comparing a constant (2048) with range data field bits 0-15 of the range of Figure To assure that the range will not cross 2D, second cycle. 15 the page, the firmware checks that the range of Figure 2D plus the offset is not greater than 2048. The offset is calculated during the normal virtual to physical address If either test fails, then block 114 calls for translation. the trap 14 protection violation routine.

If both tests are successful, then block 118 replaces the virtual channel number of the virtual I/O command with the physical channel number contained in the I/O descriptor.

20

The firmware then branches to block 74 and the IO or IOLD commands are treated as a normal command and is treated 25 by the sybsystems coupled to the system bus 2, Figure 1, as any normal command.

While the invention has been shown and described with reference to the preferred embodiment thereof, it will be understood by those skilled in the art that the above and other changes in form and detail may be made therein without departing from the spirit and scope of the invention.

THE CLAIMS DEFINING THE INVENTION ARE AS FOLLOWS: -

1. Apparatus for translating a virtual I/O command to a physical I/O command comprising:

first means for storing a virtual I/O command including a virtual channel number identifying a particular device and the user privilege of a user;

second means for storing a descriptor segment identifying said user;

a first table means coupled to said first means and said second means and being responsive to a first portion of said channel number stored in said first means and said descriptor segment identifying said user and stored in said second means for locating an I/O page descriptor identifying a family of devices available to said user;

a second table means coupled to said first means and said first table means and responsive to said channel number and said I/O page descriptor for locating an I/O descriptor including a physical channel number identifying said particular device and a required privilege for a user; and

20

10

third means coupled to said first means and said second table means including comparison means for verifying user privilege to permit user access to a device by comparing said user privilege with said required privilege, and in response to verification of user privilege, replacing said virtual channel number by said physical channel number, thereby generating said physical I/O command.



2. A secure method of translating a virtual input/output command to a physical input/output command; in a system in which the virtual input/output command is entered into a first register, said command including a virtual channel number and the user privilege of the process presenting said command; said system further entering a segment descriptor unique to said user in a second register; said method being characterized by:

said descriptor including the base address of the location in a store holding a group of page descriptors;

determining the address in said store of a particular one of said page descriptors by combining said base address held in said second register and a portion of said virtual channel number held in said first register;

using said address of said on page descriptor to access said store to fetch said one page descriptor;

determining the address in said store of a particular input/output descriptor by combining a portion of said one page descriptor and said virtual channel number held in said first register;

using said address of said particular input/output descriptor to fetch said particular input/output descriptor, said input/output descriptor including a representation of a required privilege of a process permitted to use said input/output descriptor, and a physical channel number;



20

10

comparing the required privilege determined from the representation included in said input/output descriptor with the user privilege included in said command; and

if said user privilege is within the scope of privilege allowed by said required privilege, generating a physical input/output command using the physical channel number included in said input/output descriptor.

3. Apparatus for translating a virtual I/O command to a physical I/O command substantially as herein described with reference to the accompanying drawings.

DATED this 12th day of JANUARY, 1990.


HONEYWELL BULL INC


Attorney: PETER HEATHCOTE


Fellow Institute of Patent Attorneys of Australia

of SHELSTON WATERS









VMMU & CPU F/G. 3

0 0 0







FIG. 4 Sheet lof 2





F/G. 5
Sheet 1 of 2



F/G. 5 Sheet 2 of 2