



- (51) International Patent Classification:
H02J 7/00 (2006.01)
- (21) International Application Number:
PCT/US2012/021852
- (22) International Filing Date:
19 January 2012 (19.01.2012)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
61/434,632 20 January 2011 (20.01.2011) US
- (71) Applicant (for all designated States except US): **BRIGHT SOLUTIONS INTERNATIONAL LLC** [US/US]; 1738 Maplelawn Drive, Troy, MI 48084 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): **SNYDER, John** [US/US]; 5705 Lois Lane, Edina, MN 55439 (US).
- (74) Agents: **FOX, Harold, H.** et al.; Steptoe & Johnson LLP, 1330 Connecticut Avenue, NW, Washington, DC 20036 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(54) Title: CHARGER




FIG.1

(57) Abstract: An electronically controlled charger can be used to charge a plurality of ultracapacitors.

CHARGER

CLAIM OF PRIORITY

This application claims priority to U.S. Provisional Patent Application No. 61/434,632, filed on January 20, 2011, which is incorporated by reference in its entirety.

TECHNICAL FIELD

This invention relates to a charger.

BACKGROUND

A charger is a device used to put energy into a secondary power cell or battery by forcing an electric current through it. The charge current depends upon the technology and capacity of the power cell or battery being charged.

DESCRIPTION OF DRAWINGS

FIG. 1 is a diagram illustrating a charger.

FIG. 2 is a diagram illustrating the current profiles of a charger.

FIG. 3 is a diagram illustrating a charger.

FIG. 4 is a diagram illustrating a charger.

FIG. 5 is a diagram illustrating a charger.

FIG. 6 is a diagram illustrating a charger.

FIG. 7 is a diagram illustrating the current profiles of a charger.

DETAILED DESCRIPTION

A charger is a device used to put energy into a secondary power cell or battery by forcing an electric current through it. Unlike a battery, an ultracapacitor does not have memory effect problems, loss of capacity, or long recharge times as a power cell. As a capacitive element, the ultra-capacitor has no charge/discharge memory effects allowing charging and discharging up to hundreds of thousands of cycles without any effect on the storage capacity. Also with its very low equivalent series resistance (ESR), these components can be charged and discharged at rates far greater than the best of battery

technologies. An electronically controlled charger for charging a power cell, such as ultra-capacitor or battery, is developed.

The charger can include an electrical circuit for transferring energy from an energy reservoir to a storage element. The potential difference inherent at the energy reservoir may be substantially different from that of the storage element. The circuit can provide a means to convert the storage of electrical energy from one potential difference to another with theoretically perfect (100%) efficiency. In practice, the actual efficiency (the percentage of energy lost during the transfer) will be less than 100% due to finite resistive losses in the various components of the circuit as well as all wiring and electrical contacts.

In certain embodiments, the storage device can be charged as quickly as possible, since one of the advantages of an ultra-capacitor over a battery as a storage element is that the ultra-capacitor can accept a charge at a higher rate than a battery cell of comparable capacity. That is, an ultracapacitor can charge in seconds, whereas a battery of comparable capacity is limited to tens of minutes to hours to charge to a full state.

The charger injects short high current pulses into the ultra-capacitor. The fastest charge rate can be achieved by injecting current pulses as close together in time as possible. The charge process can happen in a two-step cycle for each charging pulse. First, a switch is closed causing current to flow into the ultra-capacitor through an inductor (i.e., a choke), which limits the current rise time, then the switch is opened, and the energy stored in the magnetic field of the inductor dissipates as additional current flowing into the ultra-capacitor.

Referring to Fig. 1, charger 100 can include two switches (SW1 and SW2) determining whether electrical current flows along path I_1 or path I_2 . Energy reservoir 1 is the source of energy, at a certain potential energy or voltage, to be transferred. Storage element 2, which may be at a different potential energy or voltage, is the destination of the energy. Inductor 3 can assist in the low loss conversion of energy between the two different potential energies or voltages.

Referring to Fig. 2, SW1 is turned 'on' to increase current with time through the inductor along current path I_1 and turned 'off' to force current into current path I_2 where it decreases with time. The current profile with time may or may not be linear, and may or may not achieve a value of zero. SW2 can be a Field Effect Transistor (FET), Insulated Gate Bipolar Transistor (IGBT), Bipolar Junction Transistor (BJT), relay or any suitable

switch. The state of SW2 is normally the opposite of SW1's state, for example, when SW1 is 'off' SW2 is usually 'on' and vice versa.

In the event that SW2 is a diode or some other kind of device other than a switch, SW2 will normally be in a forward conduction (high current) mode when SW1 is 'off' and in a reverse bias (low current) mode when SW1 is 'on'.

The circuit can also include a controller for altering the state of SW1 and SW2 depending on the potential difference or voltage across SW1 (V_{ds}), SW2 (V_{ca}), the storage element (V_{pm}) or some other element in the circuit. The controller may also take into consideration the magnitude of the current in either current path I_1 or current path I_2 .

In one embodiment of the invention, SW1 is a FET, IGBT, BJT, or relay, SW2 is a FET, IGBT, BJT, relay, or diode. The energy reservoir is a capacitor, the storage element is an Electrochemical Double Layer Capacitor (EDLC) ultracapacitor or battery or a hybrid of the two.

In another embodiment, the controller turns SW1 'on', and in the event SW2 is a FET, IGBT, BJT, relay or some other kind of switch, turns SW2 'off'. This allows for the magnitude of current in current path I_1 to increase, not necessarily linearly with time, to a predetermined value. Once the predetermined magnitude of current is achieved in current path I_1 , the controller turns SW1 'off' and, if appropriate, turns SW2 'on' thus forcing the current in current path I_1 into current path I_2 . The magnitude of the current in current path I_2 then begins to decrease, not necessarily linearly with time, due to a back-voltage applied across the inductor. The origin of the back-voltage is the potential differences across SW2 and the storage element. The magnitude of the current in current path I_2 is allowed to decrease to a predetermined value, not necessarily zero, whereupon SW1 is turned 'on' again and the cycle is repeated. This process continues until the storage element is sufficiently charged.

In some embodiments, when a collapsing current in current path I_2 falls to zero (or nearly), the next cycle can begin. To begin the next cycle, the current is sensed. Traditionally, a small resistor can be placed in series with the current to be sensed and the voltage drop across that resistor is measured to detect when the current has declined sufficiently. But there can be several disadvantages to placing a current sense resistor into the circuit. One problem is that the resistor can get hot, wasting power and therefore reducing efficiency. To overcome this shortcoming, the resistor can be made very small - a fraction of an ohm. One difficulty that can arise from this solution is that it becomes

difficult (i.e., more costly) to control the precision of the resistor value, and therefore the accuracy of the current sense mechanism. The method used in the charger described here takes advantage of the inherent forward voltage drop of an already existing flyback diode (SW2) and takes that voltage as an indication of the flow of current due to the collapsing magnetic field.

In some embodiments, referring to Fig. 3, charger 100 can include full-wave bridge 21 to rectify AC current. Full-wave bridge 21 can include a plurality of diodes and convert the whole of the input waveform to one of constant polarity at its output. Full-wave bridge 21 in combination with capacitor 31 can convert both polarities of the input waveform to DC. As shown in Fig. 3, four diodes can be arranged in a way called a diode bridge or bridge rectifier without a transformer (full wave bridge rectifier is a commonly used term and does not need to be defined here). The output voltage of full-wave bridge 21 can be in any suitable range, such as 170V or 330V. The output power of full-wave bridge 21 can be stored in capacitor 31. Capacitor 31 can include an electrolytic storage capacitor or any suitable capacitor. Charger 100 can include FET 41. In some embodiments, FET 41 can be a power field effect transistor, IGBT or any suitable switch. FET 41 can be a power FET capable of handling over 200 amp peak current. FET 41 can be an n-channel FET (nFET). Diode 60 can be included as a flyback diode.

Referring to Fig. 4, control circuit 42 can monitor more than two voltages across the circuit (V_{ca} , V_{pm} , and V_{ds}) and decides when to generate a square wave pulse to the gate of the FET (V_{gs}). The duration of the pulse can vary and the time between pulses can vary as well. The V_{gs} pulse can stay high until the current through the FET reaches a predetermined maximum value.

In the case of the 120 and 240 V AC chargers, this can be accomplished by a fixed pulse duration and in this case V_{ds} is not used. For the 12 V AC charger, however, the pulse duration can vary depending on the status of the ultracapacitors (V_{pm}) and V_{ds} can be used to set the pulse duration. V_{pm} can be used to detect end-of-charge and to shut off the series of pulses to V_{gs} . V_{ca} can be used to detect when the current through inductor 70 has fallen to zero, then it can trigger the start of another pulse to V_{gs} .

Referring to Fig. 5, charging of ultracaps 50 can be triggered by a pulse to FET 41 (V_{gs}), causing current to flow as shown. No current flows through diode 60 at this point and current through FET 41 can ramp up in a more-or-less linear manner because of the effect of inductor 70. For the 120 and 240 V_{ac} chargers, the sum of the voltages across

FET 41 and ultracap 50 ($\sim 10\text{V}$) can be small compared to the DC voltage across storage caps 31 ($\sim 170, 340\text{ V}$), thus there can be a constant linear current ramp through inductor 70 regardless of the charge state of ultracaps 50 (V_{pm}). In this case, a pulse of constant duration will suffice to ramp the current up to a specified value if the current starts at zero. In some embodiments, ultracaps 50 can include at least one electric double-layer capacitor (EDLC).

For the 12 Vdc charger, the sum of the voltages across FET 41 and ultracap 50 ($\sim 10\text{V}$) can be significant compared to the voltage on the storage capacitor 31 ($\sim 12\text{V}$). In this case the duration of the pulse width to the gate will depend on the charge state of the EDLC ultracap 50. The controller can use either V_{ds} across FET 41 or V_{mx} across inductor 70, or both, to set the gate pulse duration.

When the current through the FET 41 reaches a predetermined value, FET 41 can be turned off. As shown in Fig. 6, electrical current flows along path I_2 through diode 60. The magnitude of the current can slowly ramp down due to voltage ($V_{ac} + V_{pm}$) across inductor 70. When the current reaches zero, control circuit (42 in Fig. 4), which is monitoring the diode forward voltage V_{ac} , can trigger another pulse to the gate of FET 41 (V_{gs}).

FET 41 can be turned on after the current in inductor 70 reaches a predetermined value, such as zero, which can be detected by monitoring the diode forward voltage (V_{ac}). Thereby, it can also prevent any potential damage to FET caused by high currents at high voltages.

As shown in Fig. 7, the current through FET 41, diode 60, and inductor 70 are represented as I_{ds} , I_{ac} , and I_{mx} . The currents can have any suitable profile, such as different pulse length, ramp shape and/or peak value. In one aspect, an electronically controlled charger for charging a power cell can include a rectifier connected to an alternating current power source, a storage module connected to the rectifier for storing the electric power, and a control module connected to both the storage module and the power cell for controlling the duration of the power cell charging cycle and charging current profile. The rectifier can include a full-wave bridge. The charger can include a capacitor for smoothing the power output of the rectifier. The power cell can include at least one ultracapacitor. The power cell can include at least one battery. The control module can include a field effect transistor, insulated gate bipolar transistor or any kind of

switch. The control module can include a pulse generator for generating a pulse to control the transistor.

The charger can include an inductor connected in series with the power cell. A power cell charging cycle can include a current increasing period. The power cell charging cycle comprises a current decreasing period, after the current value reaches a predetermined value.

In one aspect, a method of charging a power cell can include charging the power cell with a first charging current flowing through a first charging circuitry, wherein the first charging current is increasing, and charging the power cell with a second charging current flowing through a second charging circuitry after the first charging current reaches a predetermined current value. The second charging current can be decreasing. The method can include charging the power cell with the first charging current flowing through the first circuitry after the second charging current reaches zero.

The method can include monitoring the voltage across a switch component of the second charging circuitry during charging the power cell with the second charging current. The method can further include switching back to charging the power cell with a first charging current by changing the status of the switching component when the voltage across the switch component reaches a predetermined value. The predetermined value of the voltage across the switch component can be as low as zero volts. The switch component can include a diode.

The power cell can include at least one ultracapacitor. The power cell can include at least one battery. The method can include rectifying a power input from an alternating current power source.

The method can include generating a pulse to control a transistor to switch from the first charging circuitry to the second charging circuitry. The first charging circuitry and the second charging circuitry can share at least one component. The method can include controlling a charging cycle length by changing the predetermined current value. The method can include storing the rectified power input by a storage capacitor.

In another aspect, a charger for charging an energy storage element can include an energy source at a first potential energy or voltage. The energy source can supply energy to the energy storage element by an electrical current. The energy storage element can be at a second potential energy or voltage. The charger can include at least one switch

electrically connected to the energy source for determining whether the electrical current flows along a first current path or a second current path.

The first potential energy or voltage can be different from the second potential energy or voltage. The charger can include an inductor for assisting a low loss conversion of energy between the two different potential energies or voltages. The energy storage element can include at least one ultracapacitor. The switch can include a field effect transistor.

A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, although the invention is described in reference to an electronically controlled charger, it can apply to any other suitable charging technique, such as any suitable ultracapacitor charging technique. It should also be understood that the appended drawings are not necessarily to scale, presenting a somewhat simplified representation of various preferred features illustrative of the basic principles of the invention.

WHAT IS CLAIMED IS:

1. An electronically controlled charger for charging a power cell comprising:
a rectifier connected to an alternating current power source, wherein the rectifier comprises a full-wave bridge;
a storage module connected to the rectifier for storing the electric power; and
a control module connected to both the storage module and the power cell for controlling the duration of a power cell charging cycle and charging current profile.
2. The charger of claim 1 further comprising a capacitor for smoothing the power output of the rectifier.
3. The charger of claim 1, wherein the power cell comprises at least one ultracapacitor.
4. The charger of claim 1, wherein the power cell comprises at least one battery.
5. The charger of claim 1, wherein the control module comprises a field effect transistor.
6. The charger of claim 1, wherein the control module comprises an insulated gate bipolar transistor.
7. The charger of any one of the preceding claims, wherein the control module comprises a pulse generator for generating a pulse to control the transistor.
8. The charger of claim 1 further comprising an inductor connected in series with the power cell.
9. The charger of claim 1, wherein a power cell charging cycle comprises a current increasing period.

10. The charger of claim 9, wherein the power cell charging cycle comprises a current decreasing period, after the current value reaches a predetermined value.
11. A method of charging a power cell, comprising:
charging the power cell with a first charging current flowing through a first charging circuitry, wherein the first charging current is increasing; and
charging the power cell with a second charging current flowing through a second charging circuitry after the first charging current reaching a predetermined current value, wherein the second charging current is decreasing.
12. The method of claim 11 further comprising monitoring the voltage across a switch component of the second charging circuitry during charging the power cell with the second charging current.
13. The method of claim 12 further comprising switching back to charging the power cell with a first charging current by changing the status of the switching component when the voltage across the switch component reaches a predetermined value.
14. The method of claim 13, wherein the predetermined value of the voltage across the switch component is about zero volts.
15. The method of claim 12, wherein the switch component comprises a diode.
16. The method of claim 11, further comprising charging the power cell with the first charging current flowing through the first circuitry after the second charging current reaches zero.

17. The method of claim 11, wherein the power cell comprises at least one ultracapacitor.
18. The method claim 11, wherein the power cell comprises at least one battery.
19. The method of claim 11, further comprising rectifying a power input from an alternating current power source.
20. The method of claim 11, further comprising generating a pulse to control a transistor to switch from the first charging circuitry to the second charging circuitry.
21. The method of claim 11, wherein the first charging circuitry and the second charging circuitry share at least one component.
22. The method of claim 11, further comprising controlling a charging cycle length by changing the predetermined current value.
23. The method of claims 11 or 19, further comprising storing the rectified power input by a storage capacitor.
24. A charger for charging an energy storage element comprising:
an energy source at a first potential energy or voltage, wherein the energy source supplies energy to the energy storage element by an electrical current, the energy storage element at a second potential energy or voltage; and
at least one switch electrically connected to the energy source for determining whether the electrical current flows along a first current path or a second current path.
25. The charger of claim 24, wherein the first potential energy or voltage is different from the second potential energy or voltage.

26. The charger of claim 25, further comprising an inductor for assisting a low loss conversion of energy between the two different potential energies or voltages.
27. The charger of claim 24, wherein the energy storage element comprises at least one ultracapacitor.
28. The charger of claim 24, wherein the switch comprises a field effect transistor.




FIG.1




FIG.2




FIG.3

4/7




FIG.4




FIG.5




FIG.6

7/7




FIG.7

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US2012/021852

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - H02J 7/00 (2012.01)

USPC - 318/500

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC(8) - H02J 7/00, 7/16, 15/00 (2012.01)

USPC - 307/43, 72, 75; 318/139, 500, 503; 320/137-139, 160, 166-167; 323/365, 370

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

MicroPatent, Google Patents, Google Scholar

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X ---	US 6,476,584 B2 (SAKAKIBARA) 05 November 2002 (05.11.2002) entire document	11-14, 16, 21-22, 24-25
Y		15, 17-20, 23, 26-28
Y	US 5,723,956 A (KING et al) 03 March 1998 (03.03.1998) entire document	1-10, 15, 17-20, 23, 26-28
Y	US 2003/0036723 A1 (HENNIGES et al) 20 February 2003 (20.02.2003) entire document	1-10, 26
A	US 6,265,851 B1 (BRIEN et al) 24 July 2001 (24.07.2001) entire document	1-28

☐ Further documents are listed in the continuation of Box C.


* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

09 May 2010

Date of mailing of the international search report

23 MAY 2012

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US, Commissioner for Patents
P.O. Box 1450, Alexandria, Virginia 22313-1450

Facsimile No. 571-273-3201

Authorized officer:

Blaine R. Copenheaver

PCT Helpdesk: 571-272-4300

PCT OSP: 571-272-7774