


INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

| | | | |
|--|----------------------------|---|--|
| (51) International Patent Classification⁴ : H01L 21/90 | A1 | (11) International Publication Number: WO 86/ 03622 | |
| | | (43) International Publication Date: 19 June 1986 (19.06.86) | |
| (21) International Application Number: PCT/US85/02305 | | (74) Agents: FLOAT, Kenneth, W. et al.; Hughes Aircraft Company, Post Office Box 1042, El Segundo, CA 90245 (US). | |
| (22) International Filing Date: 25 November 1985 (25.11.85) | | | |
| (31) Priority Application Number: | 679,506 | | |
| (32) Priority Date: | 7 December 1984 (07.12.84) | (81) Designated States: CH (European patent), DE (European patent), FR (European patent), GB (European patent), JP, KR. | |
| (33) Priority Country: | US | | |
| (71) Applicant: HUGHES AIRCRAFT COMPANY [US/US]; 200 North Sepulveda Boulevard, El Segundo, CA 90245 (US). | | Published <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i> | |
| (72) Inventors: LEE, William, W., Y. ; 20052 Seagull Way, Saratoga, CA 95070 (US). SHAW, Gareth, L. ; 10848 El Paso Street, Fountain Valley, CA 92708 (US). CLAYTON, James, W. (Deceased) ; | | | |

(54) Title: PROCESS FOR FABRICATING MULTI-LEVEL-METAL INTEGRATED CIRCUITS AT HIGH YIELDS



(57) Abstract

Inter-layer electrical shorting between layers of conductors of an integrated circuit caused by 'hillocks' (20, 22) in the bottom layer (18) is prevented by the use of a double layer photoresist coatings (30, 38) atop the insulating dielectric layer (24) that separates the metal layers (18, 46). The double layer photoresist insures that irregularities in the insulating dielectric layer (24) caused by hillocks (20, 22) in the underlying insulating dielectric layer (24) do not cause a break in the photoresist and a subsequent undesired etching of a spurious 'via' through the insulating dielectric layer (24).

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

| | | | | | |
|----|------------------------------|----|--|----|--------------------------|
| AT | Austria | GA | Gabon | MR | Mauritania |
| AU | Australia | GB | United Kingdom | MW | Malawi |
| BB | Barbados | HU | Hungary | NL | Netherlands |
| BE | Belgium | IT | Italy | NO | Norway |
| BG | Bulgaria | JP | Japan | RO | Romania |
| BR | Brazil | KP | Democratic People's Republic of Korea | SD | Sudan |
| CF | Central African Republic | KR | Republic of Korea | SE | Sweden |
| CG | Congo | LI | Liechtenstein | SN | Senegal |
| CH | Switzerland | LK | Sri Lanka | SU | Soviet Union |
| CM | Cameroon | LU | Luxembourg | TD | Chad |
| DE | Germany, Federal Republic of | MC | Monaco | TG | Togo |
| DK | Denmark | MG | Madagascar | US | United States of America |
| FI | Finland | ML | Mali | | |
| FR | France | | | | |

PROCESS FOR FABRICATING MULTI-LEVEL-
METAL INTEGRATED CIRCUITS AT HIGH YIELDS

1 FIELD OF THE INVENTION

 This invention relates generally to multi-level-
metal integrated circuits (ICs) and, more particularly,
to a process for improving yields in the fabrication
5 of such circuits.

BACKGROUND

 In the fabrication of multi-level-metal integrated
circuits, it is known to provide a first level of metal-
10 ization which makes direct ohmic contact with a chosen
area of a semiconductor substrate, such as silicon,
and thereafter deposit a second level of metalization
above and physically separated from the first layer of
metalization. The second level of metalization will
15 normally be insulated from the first level of metalization
by a chosen dielectric material, such as silicon dioxide,
which is referred to in the art as the "inter-layer
dielectric." In structures where only two levels of
metalization are used, the acronym "DLM" has been used
20 to refer to "double-level-metal" structures and integrated
circuits.

 In order to make desired vertical electrical
interconnections between the first and second levels of
metalization, one practice has been to use conventional
25 ultraviolet (UV) photolithographic masking and etching
techniques to provide a protective photoresist coating of

1 a desired geometry on top of the inter-layer dielectric
and then etch openings or vias through this dielectric
layer in areas exposed by openings in the photoresist
coating. After this etching step was completed, the
5 deposition of the second layer of metalization was
made on the inter-layer dielectric and through these
openings or vias to make vertical contact to the first
layer of metalization.

While the above process has been satisfactory for
10 processing smooth uniform layers of metalization, it
has not been entirely satisfactory in maintaining
acceptable yields where the layers of metalization had
hillocks or spikes thereon. These hillocks or spikes
are in the form of sharp up-standing imperfections in
15 the metalization which may sometime extend one to two
micrometers above the horizontal surface of the metalization. These spikes are produced by uneven nucleation
in the metal which takes place in the metal deposition
and cooling process.

20 The reason for the unacceptable yields was a
failure of the above photoresist coating to conform with
and vertically replicate the geometry of these hillocks or
spikes. Thus, the photoresist coating did not adequately
conform to and cover the inter-layer dielectric in areas
25 where this dielectric layer was vertically "pushed up"
by the underlying hillocks or spikes on the first layer
of metalization. As a general rule, the inter-layer
dielectric conforms quite satisfactorily to the geometry
of the underlying metal hillocks or spikes, but this
30 is not the case with the photoresist coating which is
deposited over the subsequently formed protrusions in
the inter-layer dielectric replicating the hillocks or
spikes in the metal. This non-conformity, in turn,
caused these protrusions in the inter-layer dielectric

1 to extend in some areas completely through the over-
lying photoresist coating and thereby subsequently produce
undesirable electrical shorts between the first and
second levels of metalization. This problem of electrical
5 shorting will become more readily apparent in the
following description of the present invention.

In order to solve the above problem, it has been
proposed to merely increase the thickness of the photo-
resist coating in an attempt to fully cover protrusions
10 in the inter-layer dielectric at all times. However,
this approach has also proven unsatisfactory since the
solvent in the added photoresist tends to dissolve
the earlier deposited photoresist material, with the
end result being unacceptable conformity of the thicker
15 photoresist layer and unacceptable electrical shorts
still being produced between the first and second
levels of metalization.

THE INVENTION

20 In accordance with the present invention, it has
been discovered that this problem of electrical shorting
between the first and second levels of metalization can
be substantially eliminated and that device fabrication
yields can be substantially increased by providing
25 separate first and second layers of photoresist for
coating the inter-layer dielectric. The first layer of
photoresist is treated so as to make it impervious to
the solvent in the second layer of photoresist. In
this manner, it is possible to attain an overall photo-
30 resist thickness sufficient to completely cover hillocks
or spikes replicated in the underlying inter-layer
dielectric and thereby prevent undesirable electrical
shorts in the integrated circuit being fabricated.

1 In a preferred embodiment of the invention, we
utilize a combination of negative photoresist and
positive photoresist materials in the process of defining
vias in the inter-layer dielectric. This coating step
5 is made in preparation for the deposition of the
second level of metalization atop the inter-layer
dielectric and through the vias etched therein to make
electrical contact with the first layer of metalization.
By utilizing a combination of negative and positive
10 photoresist polymers to build up the photoresist to a
desired thickness, the solvents in these respective
photoresist materials do not adversely interact with
each other and do not tend to dissolve the adjacent
negative or positive photoresist material. In this
15 manner, the photoresist coating can be built up to a
desired thickness without difficulty and completely
cover the inter-layer dielectric and thereby substantially
increase the yield of the fabrication process.

 The above advantages and other objects and features
20 of this invention will become more readily apparent in
the following description of the accompanying drawings.

DRAWINGS

 FIGS. 1-8 illustrate schematically a process
25 sequence according to the present invention wherein first
and second levels of metalization are formed in a
double level metal (DLM) integrated circuit structure
and then an interconnection is made between these first
and second levels of metal.

30

35

1

GENERAL DESCRIPTION

Referring now to FIG. 1, there is shown a silicon substrate 10 which is typically 20 mils in thickness and of approximately 1 ohm-centimeter resistivity. The substrate 10 will, for example, have an active region 12 therein to which electrical contact is necessary and which may have been formed using conventional diffusion or ion implantation doping techniques. For example, an impurity diffusion may have been previously carried out through an opening 14 previously formed in a surface silicon dioxide passivation layer 16. The SiO_2 layer 16 may, for example, be thermally grown to a thickness of approximately 700 angstroms for a gate oxide application or grown thicker to approximately 1 micrometer if it is to serve as a "field oxide", as is well known in the art.

Referring now to FIG. 2, using conventional metal evaporation techniques a first layer of metalization 18 is deposited as shown over the upper surface portions of the surface oxide 16 and into ohmic contact with the active device region 12. The first layer of metalization 18 may, for example, be sputtered using known aluminum sputtering techniques to a thickness of approximately 6,000 angstroms, and the aluminum layer 18 may include spikes or hillocks 20 and 22 which sometimes protrude vertically as much as 1-2 micrometers above the upper horizontal surface of the first layer of metalization 18. As mentioned, these spikes or hillocks 20 and 22 are localized growths which are thought to be produced by the migration of aluminum atoms during the cooling of the metal layer 18.

1 Referring now to FIG. 3, a second insulating
layer 24, such as silicon dioxide and referred to as
the "inter-layer dielectric" is deposited as shown
atop the first level metal layer 18. The hillocks 20
5 and 22 in the first level of metal 18 will normally be
covered quite uniformly at the protruded oxide regions
26 and 28, respectively, in SiO₂ layer 24. This
inter-layer dielectric 24 may be deposited on the metal
layer 18 using known chemical vapor deposition (CVD)
10 techniques and at relatively low temperatures on the
order of 450°C. One process which may be used to form
the dielectric SiO₂ layer 24 is known in the art as
the SILOX process and combines silane, SiH₄, with
oxygen at approximately 450°C to yield silicon dioxide
15 and water vapors. The dielectric layer 24 will typically
be about 1 micrometer in thickness for many types of
metal-oxide-silicon (MOS) integrated circuits.

After the latter step is completed, the structure
of FIG. 3 is transferred to a photoresist deposition
20 station wherein a first layer 30 of negative photoresist
is deposited as shown in FIG. 4. The photoresist layer
30 is then processed using conventional photolithographic
coating and etching techniques to define a first,
coarse or low tolerance opening 34 which is typically
25 about 10 micrometers across. As shown in FIG. 4, the
first, negative photoresist layer 30 conforms somewhat
to the underlying silicon dioxide layer 24 and may even
completely cover less severe or sharp protrusions,
e.g., 26, which are pushed upwardly by the metal hillock
30 20. However, sharper protrusions 28 in the inter-layer
dielectric 24 and produced by the sharper underlying
metal spikes or hillocks 22 are often not completely
covered by the photoresist layer 30, as also shown in
FIG. 4. It is these sharper protrusions 28 which
35 cause electrical shorts now alleviated by the present

1 invention. That is, if one were to use only a single
layer of photoresist as indicated in FIG. 4 and proceed
to etch away the region 36 of SiO₂ layer 24 in preparation
for a double-level-metal interconnect step, one would
5 also etch away the inter-layer dielectric at its exposed
protrusion 28. This step will undesirably expose the
underlying metal hillock 22 which, in turn, will sub-
sequently form an undesirable vertical short between
the first and second levels of metalization.

10 However, in accordance with the present invention,
a second, positive photoresist layer 38 is deposited as
shown in FIG. 5 so as to completely cover the protrusion
28 in the underlying dielectric inter level oxide 24.
After the second photoresist layer 38 has been deposited,
15 then conventional photoresist processing (baking) and
photolithographic coating and etching techniques are
utilized to form a fine or high tolerance opening 42
within the previously formed coarse opening 34 in the
first photoresist layer 30. Typically, the coarse
20 opening or line width 34 will be about 10 micrometers
across, whereas the fine opening or line width 42 will
be about 3 micrometers across and precisely centered in
the area where the first layer of metalization is to be
vertically interconnected with the second layer of
25 metalization.

In forming the expanded or coarse opening 34,
a layer 30 of Hunt HNR-120 negative photoresist was
used and was obtained from the Hunt Chemical Company
of Palisades Park, New Jersey 07650. The fine opening
30 42 was formed in a layer 38 of positive photoresist
known as Shipley AZ 1470 and obtained from the Shipley
Corporation of Newton, Massachusetts 02162. Other
parameters which were used in forming these two photo-
resist layers 30 and 38 are given in the Table below.

| | FIRST LAYER (COARSE OPENING) | SECOND LAYER (FINE OPENING) |
|------------------|---------------------------------|--------------------------------|
| PHOTORESIST | HUNT HNR-120 | SHIPLEY AZ 1470 |
| TYPE | NEGATIVE | POSITIVE |
| VISCOSITY (25°C) | 26-32 CENTIPOISE | 13-18 CENTIPOISE |
| SPIN SPEED | 5000 RPM | 5000 RPM |
| THICKNESS | 1.1 MICROMETERS | 1.1 MICROMETERS |
| EXPOSURE TIME | LIGHT FIELD 2.5 SECONDS | DARK FIELD 4.5 SECONDS |
| BAKE TIME/TEMP | 20 MIN. @ 75±2°C | 30 MIN. @ 90±2°C |

For a further discussion of photoresist processing, reference may be made to William S. DeForest: Photoresist Materials and Process, McGraw-Hill, 1975, which is incorporated herein by reference.

It should be understood that the present invention is not limited to the utilization of only negative and positive layers of photoresist to form the composite photoresist coating, but rather is intended to include any multilayer photoresist build up process wherein the individual layers are impervious to attack from the solvent in an adjacent layer. Thus, the first and second layers of photoresist may both be negative or both be positive provided that they are treated so as to be impervious to the solvents utilized in the formation of the preceeding or subsequent photoresist layer.

This may be accomplished, for example, by exposing the first layer to a plasma of Freon¹⁴ gas at a pressure of 1 Torr and an RF power of 100 watts and heating the layer for approximately 5 minutes. Advantageously, this plasma treatment may be carried out using a barrel etch machine of the type made available by the Tegal Corporation of Novato, California 94947.

1 Alternatively, the first layer 30 of photoresist
may be treated by exposing it to deep ultraviolet
radiation followed by a 200°C bake for 30 minutes. The
radiation hardens the photoresist surface and prevents
5 any distortion of features by the high temperature bake.
This combined radiation and heat treatment process will
render it impervious to attack by solvents in the second
layer 38.

 Additionally, the second layer 38 may be treated so
10 as to prevent solvents contained therein from reacting
with first layer, or, alternatively or additionally,
the second layer 38 may be treated so as to render it
harmless to reaction with any solvents remaining from
the formation of the first layer.

15 Once the via 44 has been etched in the inter-
layer dielectric 24 to expose a selected area of the
first level of metal as shown in FIG. 6, the two photo-
resist layers 30 and 38 are removed as shown in FIG. 7
using standard photoresist processing techniques. Then
20 the structure of FIG. 7 is transferred to an aluminum
metal evaporation station wherein a second level 46 of
metalization is deposited as shown in FIG. 8 on the
upper surface of the inter-layer dielectric 24 and down
into contact with the first level 18 of metalization at
25 the via opening 44. The second level of metalization
46 may then be patterned in any desired geometry using
conventional photoresist coating and metal etching
techniques which are well known in the art.

30

35

CLAIMSWhat is Claimed is:

1 1. In a process for fabricating multi-level metal
integrated circuits wherein at least first and second
layers of metal are deposited above a semiconductor
substrate and are separated there by an inter-layer
5 dielectric material, the improvement comprising: forming
a relatively thick photoresist coating atop said inter-
layer dielectric by initially forming a first layer of
photoresist on the surface of said inter-layer dielectric,
then treating said first layer in a manner that makes
10 it substantially impervious to photoresist solvents,
and then forming a second layer of photoresist atop
said first layer of photoresist to a thickness sufficient
to cover vertical protrusions in said inter-layer
dielectric resulting from hillocks or spikes in said
15 first layer of metal, whereby the multilayer photoresist
coating maintains its thickness and conformity with
said inter-layer dielectric, thereby preventing electrical
shorts between said first and second metal layers and
enhancing process fabrication yields.

1 2. The process defined in Claim 1 wherein said
first layer of photoresist is exposed to a gas plasma
at a predetermined pressure and predetermined elevated
temperature for a time sufficient to render said first
5 layer of photoresist impervious to solvents in a
subsequently applied second layer of photoresist.

1 3. In a process for fabricating multi-level metal
integrated circuits wherein at least first and second
layers of metal are deposited above a semiconductor
substrate and are separated there by an inter-layer
5 dielectric, the improvement comprising: forming said
complete photoresist coating by forming both negative
and positive layers of photoresist atop said inter-layer
dielectric to a thickness sufficient to cover any
vertical protrusions in said inter-layer dielectric
10 produced by hillocks or spikes in said first metal
layer, and the different solvents in the negative and
positive photoresist layers do not significantly
interact with or harm the respective negative or positive
photoresist layers. Thereby enabling said composite
15 photoresist coating to maintain its thickness and
conformity with said inter-layer dielectric and prevent
electrical shorts between said first and second metal
layers, whereby fabrication yields of said process are
enhanced.

1 4. The process defined in Claim 3 wherein said
first layer of photoresist is a negative resist polymer
and said second layer of photoresist is a positive
resist polymer, and said polymers are deposited and
5 baked-on sequentially for predetermined baking times
and temperatures sufficient to render them impervious
to attack by certain photoresist solvents.

1/2

Fig. 1.




Fig. 2.




Fig. 3.





Fig. 4.



2/2

Fig. 5.




Fig. 6.




Fig. 7.






Fig. 8.



INTERNATIONAL SEARCH REPORT

International Application No PCT/US 85/02305

| | | |
|--|--|-------------------------------------|
| I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ⁶ | | |
| According to International Patent Classification (IPC) or to both National Classification and IPC | | |
| IPC ⁴ : H 01 L 21/90 | | |
| II. FIELDS SEARCHED | | |
| Minimum Documentation Searched ⁷ | | |
| Classification System | Classification Symbols | |
| IPC ⁴ | H 01 L | |
| Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched ⁸ | | |
| | | |
| III. DOCUMENTS CONSIDERED TO BE RELEVANT ⁹ | | |
| Category ¹⁰ | Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹² | Relevant to Claim No. ¹³ |
| A | EP, A, 0004164 (SPERRY) 19 September 1979, see claims; figures 5-7 -- | 1-4 |
| A | DE, A, 3344280 (TEXAS INST.) 5 July 1984, see figures 1-5; page 8, line 26 - page 10, line 12 -- | 1-4 |
| A | GB, A, 1596907 (FUJITSU) 3 September 1981, see figure 2; page 2, line 75 - page 3, line 44 -- | 1-4 |
| A | Electronics International, volume 52, no. 4, February 1980, New York, (US) Brinton: "Two-layer resist technique produces sub-micron lines with standard optics", page 47 -- | 1-4 |
| A | EP, A, 0026967 (FUJITSU) 15 April 1981 | |
| A | US, A, 3985597 (IBM) 12 October 1976 | |
| A | Extended Abstracts, volume 83-1, abstract no. 379, May 1983, Pennington, New York, (US) Sharif: "The aluminium spike problem in | ./. |
| <div style="display: flex; justify-content: space-between;"> <div style="width: 48%;"> <p>¹⁰ Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 48%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"Δ" document member of the same patent family</p> </div> </div> | | |
| IV. CERTIFICATION | | |
| Date of the Actual Completion of the International Search | Date of Mailing of this International Search Report | |
| 18th March 1986 | 15 APR 1986 | |
| International Searching Authority | Signature of Authorized Officer | |
| EUROPEAN PATENT OFFICE | M. VAN MOL  | |

| III. DOCUMENTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET) | | |
|--|--|----------------------|
| Category * | Citation of Document, with indication, where appropriate, of the relevant passages | Relevant to Claim No |
| | <p>bipolar integrated circuits", page 583</p> <p>-----</p> | |

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON

INTERNATIONAL APPLICATION NO. PCT/US 85/02305 (SA 11587)

This Annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 07/04/86

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

| Patent document cited in search report | Publication date | Patent family member(s) | Publication date |
|--|---------------------|----------------------------|---------------------|
| EP-A- 0004164 | 19/09/79 | JP-A- 54125996 | 29/09/79 |
| | | US-A- 4176029 | 27/11/79 |
| | | US-A- 4263603 | 21/04/81 |
| DE-A- 3344280 | 05/07/84 | JP-A- 59121840 | 14/07/84 |
| GB-A- 1596907 | 03/09/81 | None | |
| EP-A- 0026967 | 15/04/81 | JP-A- 56021335 | 27/02/81 |
| | | US-A- 4328262 | 04/05/82 |
| US-A- 3985597 | 12/10/76 | FR-A,B 2309976 | 26/11/76 |
| | | DE-A,C 2615862 | 11/11/76 |
| | | GB-A- 1498329 | 18/01/78 |
| | | JP-A- 51134588 | 22/11/76 |

For more details about this annex :
see Official Journal of the European Patent Office, No. 12/82