(19) World Intellectual Property Organization

International Bureau



(43) International Publication Date 26 August 2004 (26.08.2004)

PCT

(10) International Publication Number $WO\ 2004/073062\ A2$

- (51) International Patent Classification⁷: 23/00
- H01L 23/31,
- (21) International Application Number:

PCT/IB2004/000335

- (22) International Filing Date: 10 February 2004 (10.02.2004)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

03290336.1 11 February 2003 (11.02.2003) EP 03077862.5 28 August 2003 (28.08.2003) EP


(71) Applicant (for all designated States except US): AXALTO SA [FR/FR]; 50 Avenue Jean-Jaures, F-92120 Montrouge (FR).

- (71) Applicant (for MC only): SCHLUMBERGER MALCO, INC [US/US]; 9800 Reistertown Road, Owings Mills, MD 21117 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): AUDOUX, Jean-Noël [FR/FR]; 4, rue Georges Pompidou, F-45100 Orléans (FR). GROENINCK, Denis [FR/FR]; Les Hautes Courcelles, F-45240 Ligny le Ribault (FR).
- (74) Common Representative: SCHLUMBERGER SYS-TEMES; c/O Vincent Yquel, 50, avenue Jean-Jaurès, F-92120 Montrouge (FR).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,

[Continued on next page]

(54) Title: METHOD OF MANUFACTURING A SLICE OF SEMICONDUCTOR

В



(57) Abstract: The invention concerns a method of manufacturing a slice of semiconductor. The slice of semiconductor comprises an active face and an inactive face. A 5 passivation layer is deposited on the active face. The method comprises an organic-layer-depositing step, in which an organic layer is deposited on the inactive face of slice of semiconductor.



PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- of inventorship (Rule 4.17(iv)) for US only
- of inventorship (Rule 4.17(iv)) for US only

Published:

 without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Method of manufacturing a slice of semiconductor

Field of the invention

The invention concerns a method of manufacturing a slice of semiconductor.

The invention also concerns a slice of semiconductor comprising an active face and an inactive face. The slice of semiconductor is, for example, a silicon wafer. The invention also concerns a piece of slice of semiconductor, for example, an integrated circuit element. The invention also concerns a portable object of the smart card type. The invention can be applied, in particular in the semiconductor industry, in the smart card industry and in any thin chip application.

Background of the invention

15

A wafer generally comprises an active face and inactive face. The active face is provided with active elements, for example, integrated circuit devices. The active face is also provided with contact pads. The active face is generally already coated with a passivation layer in order to better protect the active face. A passivation layer is generally made of SiO2 or Si3N4.

- Figure 1-A illustrates a method of manufacturing a smart card comprising the following steps:
 - A wafer testing step TEST, in which the wafer is electrically tested;
 - A wafer thinning step THIN, in which the inactive face of the wafer is thinned;
- A wafer mounting step MOUNT, in which the wafer is mounted on a mounting support to be manufactured;
 - A wafer sawing step SAW, in which the wafer is sawed so as to obtain a
 plurality of active elements;
- A pick and place step PP, in which an active element is picked and then
 placed, for example, on a lead-frame or on any other package type;

WO 2004/073062 PCT/IB2004/000335

 A connecting step CON, in which the active element is electrically connected to contact areas of the leadframe; and

- An encapsulating step ENCAP, in which the connected active element is coated with a resin material so as to obtain a module.
- An embedding step EMB, in which the module is embedded in a card body so as to obtain a smart card.

Summary of the invention

It is an object of the invention to enhance the quality and to reduce the costs.

10

15

20

According to one aspect of the invention, a method of manufacturing a slice of semiconductor, the slice of semiconductor comprising an active face and an inactive face, a passivation layer being deposited on the active face, is characterized in that the method comprises an organic-layer-depositing step, in which an organic layer is deposited on the inactive face of slice of semiconductor.

The slice of semiconductor is, for example, a silicon wafer. The organic layer is, for example, made of polyimide.

By providing the inactive face of the wafer with an organic layer, a composite structure (organic/mineral/organic) is obtained. Therefore the mechanical stress induced by the passivation layer on the active face is reduced. The organic layer compensates the initial wafer stress. Thus the wafer bow and warping is reduced. The flatness of the wafer is therefore improved.

According to another advantage of the invention, the organic layer is made of an organic material. Thus the depositing step can be done using a spin coating process, which is easy to implement and cost effective.

Thus the invention allows a reduction of the cost and an enhanced quality.

Brief description of the drawings

- Fig. 1-A illustrates a method of manufacturing a smart card;
- Fig. 1-B illustrates method of manufacturing a slice of semiconductor; and
- Fig. 2 illustrates the composite structure of a silicon wafer in a particular embodiment.

Detailed description

- A silicon wafer generally comprises an active face provided with various integrated circuit elements and an inactive face. A passivation layer is deposited on the active face in order to protect the integrated circuit elements. The passivation layer generally has a thickness smaller than 10 μ m. The thickness is comprised, for example, between 2μ m and 3μ m.
- 15 Silicon is a very brittle material, especially for thin chip application. During most of the manufacturing steps illustrated in figure 1-A, the silicon is made fragile due to mechanical constraints faced. Chip breakage risk is thus very high.
- Figure 1B illustrates a method of manufacturing a slice of semiconductor according to the invention.
 - In an organic-layer- depositing step DEP, the inactive face of a silicon wafer is provided with an organic layer so as to obtain a coated silicon wafer.
- The thickness of the organic layer is preferably smaller than 10 μ m, and advantageously comprised between 2μ m and 5μ m. The organic layer can be, for example, a polyimide, a thermic curing resin (epoxy basis), UV curing resin, an adhesive or a glue. The organic-layer-depositing step DEP can be introduced, for example, between a wafer-thinning step THIN and a wafer-mounting step MOUNT.
- 30 Then, in a wafer-sawing step SAW, the coated silicon wafer is sawed so as to obtain a plurality of integrated circuit elements.

WO 2004/073062 PCT/IB2004/000335

In a pick and place step PP, the circuit elements are picked from the mounting support and placed on a support layer provided with contact elements. The support layer is, for example, a leadframe.

In a connecting step CON, the circuit elements are connected to the contact elements of the support layer so as to obtain connected circuit elements. The connecting step can be made using, for example, a wire bonding technique or a flip chip technique.

In an encapsulating step ENCAP, the connected circuit elements are encapsulated with a resin material so as to protect the circuit elements.

In an embedding step EMB, the connected circuit elements are embedded in a card body so as to obtain a smart card.

By providing the inactive face of the wafer with an organic layer, a composite structure (organic/mineral/organic) is obtained.

Therefore the mechanical stress induced in particular by the passivation layer and the initial wafer bow, is reduced. The organic layer compensates the initial wafer stress. Thus the wafer bow and warping is reduced. The flatness of the wafer is therefore improved.

In addition, due to this composite structure, chipping and crack propagation into silicon is also reduced in particular during the wafer-mounting step and the wafer-sawing step. The thus obtained integrated circuit elements have also composite structure (organic / mineral / organic) and are therefore more rigid.

Due to this global mechanical behaviour improvement, the lifetime of the smart card is significantly increased. During, for example, the "3wheels" test as defined in the ISO standards 7810 and 10373.1, the stress applied on the chip is reduced by 9%. In this case, the thickness of the passivation layer was comprised between 2 μ m and 3 μ m. The thickness of the organic layer on the inactive face was comprised between 3 μ m and 5 μ m.

25

20

The description hereinbefore illustrates a method of manufacturing a slice of semiconductor. The slice of semiconductor comprises an active face and an inactive face. A passivation layer is deposited on the active face. The method comprises an organic-layer-depositing step, in which an organic layer is deposited on the inactive face of the slice of semiconductor.

5

10

15

25

30

The slice of semiconductor is, for example, made of silicon. It can be, in particular a silicon wafer. The organic layer can be any organic layer than can be deposited on a slice of semiconductor, for example, a polyimide, a thermic curing resin (epoxy basis), UV curing resin, an adhesive or a glue.

According to another aspect of the invention, a slice of semiconductor comprising an active face and an inactive face, the active face being provided with a passivation layer, is characterized in that the inactive face is provided with an organic layer.

According to another aspect of the invention, an integrated circuit element comprising an active face and an inactive face, a passivation layer being deposited on the active face, is characterized in that the inactive face is provided with an organic layer.

According to another aspect of the invention, a portable object of the smart card type, is characterized in that the smart card comprises the above-mentioned integrated circuit element.

The portable object can be, for example, a smart card or any other portable element comprising an integrated circuit. It can be, for example, a small device provided with a flash memory.

As illustrated in figure 2, an organic layer ORGA2 can also be deposited on the passivation layer so as to optimise the geometry of the composite structure (ORGA1, WAF, PASS + ORGA2). Advantageously this organic layer ORGA2 can be made of a photosensitive resin. In this respect, a photo-lithographic process (photosensitive resin coating by liquid spinning, curing, exposure,

development, etc...) can, for example, be used. By using a photosensitive material, openings can be created within the organic layer ORGA2 above, for example, the contact pads of the active surface ACTIV of the wafer WAF.

- In the above-mentioned description, the organic-layer depositing step is made before the wafer-sawing step. But the organic-layer depositing step can be made after the wafer-sawing step, advantageously just before the pick and place step.
- In the above-mentioned description, the wafer-thinning step is made before the organic-layer depositing step. In this respect, for example, the wafer can be first sawed, entirely or not, then thinned and only then an organic layer is deposited on the inactive face.
- According to another aspect of the invention a shielding layer can be placed on the active face of the wafer. Advantageously the shielding layer is made of the same material than the wafer. Advantageously, the shielding layer is provided with holes being located flush with at least one integrated circuit element of the active face of the wafer. In this case the photosensitive resin can be deposited on the shielding layer.

Claims

5

10

- A method of manufacturing a slice of semiconductor, the slice of semiconductor comprising an active face and an inactive face, a passivation layer being deposited on the active face, wherein the method comprises an organic-layer-depositing step, in which an organic layer is deposited on the inactive face of slice of semiconductor.
- 2. The method of manufacturing a slice of semiconductor according to claim 1, wherein the organic layer is deposited using a spin coating technique.
- 3. The method of manufacturing a slice of semiconductor according to claim 1, wherein the organic layer is a polyimide.
- 4. The method of manufacturing a slice of semiconductor according to claim 1, wherein the active face is provided with a second organic layer.
- 5. The method of manufacturing a slice of semiconductor according to claim 4, wherein the second organic layer is made of a photosensitive resin.
 - 6. A slice of semiconductor comprising an active face and an inactive face, the active face being provided with a passivation layer, wherein the inactive face is provided with an organic layer.
 - 7. The slice of semiconductor according to claim 6, wherein the thickness of the organic layer is smaller than 10 μ m.
 - 8. The slice of semiconductor according to claim 6, wherein the thickness of the organic layer is comprised between 2 μ m and 5 μ m.
- 9. The slice of semiconductor according to claim 1, wherein the slice of semiconductor is a silicon wafer.
 - 10. An integrated circuit element comprising an active face and an inactive face, a passivation layer being deposited on the active face, wherein the inactive face is provided with an organic layer.
- 30 11. A portable object of the smart card type, wherein the smart card comprises the integrated circuit element according to claim 10.





Fig. 1B



SUBSTITUTE SHEET (RULE 26)