



(51) International Patent Classification:

H01L 33/00 (2010.01) H01L 33/22 (2010.01)
H01L 33/50 (2010.01)

(21) International Application Number:

PCT/IB2011/051849

(22) International Filing Date:

27 April 2011 (27.04.2011)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

12/771,809 30 April 2010 (30.04.2010) US

(71) Applicants (for all designated States except US):

KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL). PHILIPS LUMILEDS LIGHTING COMPANY LLC [US/US]; 370 West Trimble Road MS 91/MG, San Jose, California 95131 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): BASIN, Grigoriy [US/US]; 370 West Trimble Road MS 91/MG, San Jose, California 95131 (US). MARTIN, Paul, S. [SG/US]; 370 West Trimble Road MS 91/MG, San Jose, California 95131 (US).

(74) Agents: BEKKERS, Joost, J., J. et al.; High Tech Campus Building 44, NL-5656 AE Eindhoven (NL).

(81) Designated States (unless otherwise indicated, for every

kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every

kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

- with international search report (Art. 21(3))

(54) Title: LED WAFER WITH LAMINATED PHOSPHOR LAYER




Fig. 6

(57) Abstract: An LED wafer with a growth substrate (32) is attached to a carrier substrate by (38), for example, a heat - releasable adhesive (36) so that the LED layers are sandwiched between the two substrates. The growth substrate (32) is then removed, such as by laser lift-off. The exposed surface (46) of the LED layers is then etched (44) to improve light extraction. A pre-formed phosphor sheet (48), matched to the LEDs, is then affixed to the exposed LED layer. The phosphor sheet (48), LED layers (30), and, optionally, the carrier substrate (38) are then diced (54) to separate the LEDs. The LED dice are released from the carrier substrate by heat or other means, and the individual LED dice are mounted on a submount wafer using a pick-and-place machine. The submount wafer is then diced to produce individual LEDs. The active layer may generate blue light, and the blue light and phosphor light may generate white light having a predefined white point.

LED WAFER WITH LAMINATED PHOSPHOR LAYER

Grigoriy Basin

Paul Martin

FIELD OF THE INVENTION

5 This invention relates to light emitting diodes (LEDs) with an overlying layer of phosphor to wavelength-convert the LED emission and, in particular, to a technique of laminating a phosphor layer over the LEDs.

BACKGROUND

10 Prior art Fig. 1 illustrates a conventional flip chip LED die 10 mounted on a portion of a submount wafer 12. In a flip-chip, both the n and p contacts are formed on the same side of the LED die.

15 The LED die 10 is formed of semiconductor epitaxial layers, including an n-layer 14, an active layer 15, and a p-layer 16, grown on a growth substrate, such as a sapphire substrate. The growth substrate has been removed in Fig. 1 by laser lift-off, etching, grinding, or by other techniques. In one example, the epitaxial layers are GaN based, and the active layer 15 emits blue light. LED dies that emit UV light are also applicable to the present invention.

20 A metal electrode 18 electrically contacts the p-layer 16, and a metal electrode 20 electrically contacts the n-layer 14. In one example, the electrodes 18 and 20 are gold pads that are ultrasonically welded to anode and cathode metal pads 22 and 24 on a ceramic submount wafer 12. The submount wafer 12 has conductive vias 24 leading to bottom metal pads 26 and 28 for bonding to a printed circuit board. Many LEDs are mounted on the submount wafer 12 and will be later singulated to form individual LEDs/submounts.

25 Further details of LEDs can be found in the assignee's U.S. Patent Nos. 6,649,440 and 6,274,399, and U.S. Patent Publications US 2006/0281203 A1 and 2005/0269582 A1, all incorporated herein by reference.

While an array of LED dies 10 are mounted on the submount wafer 12 or after the wafer 12 is diced, it is well known to deposit a phosphor over each LED die to generate any desired light color. To produce white light using the blue LED die 10, it is well known to deposit a YAG phosphor, or red and green phosphors, directly over the die 10 by, for example, spraying or spin-coating the phosphor in a binder, electrophoresis, applying the phosphor in a reflective cup, or other means. It is also known to affix a preformed tile of phosphor (e.g., a sintered phosphor powder or phosphor powder in a binder) on the top of the LED die 10. Blue light leaking through the phosphor, combined with the phosphor light, produces white light. Problems with creating the phosphor layer over the LED die 10 include the difficulty in creating very uniform phosphor layer thicknesses and densities. Any variation in the thickness or density will result in color non-uniformity over the surface of the LED die. A preformed tile of phosphor may be made more uniform and allows color testing of the tile prior to affixing it to the LED die; however, it is difficult and time-consuming to precisely affix each tile (e.g., 1 mm²) to the top surface of an LED die 10.

Additionally, if a phosphor layer is deposited over all the LED dies 10 while the LED dies 10 are mounted on the submount wafer 12, prior to dicing the wafer 12, much of the phosphor will be wasted since it would be deposited on portions of the wafer 12 in-between the LED dies 10.

What is needed is a technique to create a phosphor layer over an LED die that does not suffer from the drawbacks of the prior art.

SUMMARY

In one embodiment of the invention, LED layers are grown over a growth substrate, such as sapphire, SiC, GaN, spinel, or other known substrate, to form an LED wafer. The type of substrate used depends on the type of LEDs to be formed. The n and p-layers are contacted by cathode and anode metal electrodes so as to create perhaps thousands of LEDs on a single substrate wafer.

The surface of the LED wafer, prior to dicing, is adhesively fixed to a flat carrier substrate, such as by a releasable adhesive. Suitable releasable adhesives include those

releasable by UV, heat, or a solvent. The LED layers are now sandwiched between the growth substrate and the carrier substrate. The carrier substrate may be a silicon wafer with an adhesive layer. Other carrier substrates include those composed of metal, glass, plastic, or any other suitable material.

- 5 The growth substrate is then removed, while the carrier substrate provides mechanical support. In one example, the growth substrate is sapphire, the LED layers are GaN layers optionally containing Al and In, and the sapphire substrate can be removed by laser lift-off.

 The exposed surface of the LED layers can be thinned and roughened, such as by etching or a combination of processes, to increase light extraction and remove damage
10 caused by the laser lift-off.

 A preformed phosphor sheet approximately the size of the entire LED wafer is then affixed over the exposed surface of the LED layers. The LEDs making up the LED layers form a continuous surface since they have not been diced, so there is little waste of phosphor. The phosphor sheet may be pretested and selected to match the particular color
15 characteristics of the LEDs on the wafer. In one embodiment, the phosphor sheet is somewhat flexible and comprises phosphor powder infused in a silicone binder. The phosphor sheet may be affixed to the LED layer surface using a thin layer of silicone.

 In one embodiment, the phosphor sheet contains a YAG phosphor (yellow-green). In another embodiment, the phosphor sheet contains mixed red and green phosphors. In another
20 embodiment, the phosphor sheet comprises multiple layers, such as a layer of red and a separate layer of YAG to produce a warm white color. The process can be used to make any color light using any type of phosphor.

 The bottom surface of the carrier substrate may then be affixed to a tacky, stretchable sheet. Support surfaces other than a stretchable sheet may be used instead.

25 The phosphor sheet, LED layers, and carrier substrate are then diced (e.g., by sawing) to separate out the LEDs. The stretchable sheet may then be pulled in the x and y directions to physically separate the LEDs by a predetermined distance. Alternately, the phosphor sheet

and LED layers may be singulated on the carrier substrate (e.g., by sawing) without the carrier substrate being singulated. In such a case, the stretchable sheet is not necessary.

The carrier substrate is then subjected to UV, heat, or a solvent to release the LED dice from the carrier substrate (whether or not the carrier substrate is diced).

5 An automatic pick and place machine then removes each LED die and mounts the die to a submount wafer. The LED die metal electrodes may be bonded to the submount wafer metal electrodes by ultrasonic bonding. Further processing may be performed on the LED dies while mounted on the submount wafer, such as forming a lens over each die. The submount wafer is then diced.

10 Accordingly, any phosphor waste is minimized, and it is straight forward to affix the phosphor sheet to the LED wafer. After dicing, the phosphor layer over each LED die is inherently aligned with the edges of the LED die. The phosphor layer may be uniformly thick and may have a substantially uniform density of phosphor. The resulting phosphor layer can be matched for each LED wafer so that the resulting color (e.g., white point) meets
15 a target color. This can be important for applications where many identical LEDs are needed, such as for backlighting a large LCD television.

The LEDs may be flip-chips, or have top and bottom electrodes, or have top electrodes only.

BRIEF DESCRIPTION OF THE DRAWINGS

20 Fig. 1 is a cross-sectional view of a prior art blue or UV flip-chip LED die, mounted on a submount.

Fig. 2 is a cross-sectional view of an LED wafer comprising LED layers, grown on a growth substrate, and metal electrodes formed to contact the n and p-layers at each LED location.

25 Fig. 3 illustrates the structure of Fig. 2 being affixed to a carrier substrate and the growth substrate being removed using laser lift-off.

Fig. 4 illustrates the exposed LED layer being thinned and roughened for improving light extraction.

Fig. 5 illustrates a preformed, color-matched phosphor sheet being affixed to the LED wafer.

5 Fig. 6 illustrates the carrier substrate being affixed to a tacky stretchable sheet and illustrates the dicing boundaries between the LEDs.

Fig. 7 illustrates the LEDs after dicing and the stretchable sheet stretched in the x and y directions to separate the LEDs for a pick and place machine. The adhesive on the carrier substrate is heated to release the LEDs from the carrier substrate.

10 Fig. 8 illustrates the LEDs being mounted on a submount wafer.

Fig. 9 is a top down view of the submount wafer after being populated with an array of LEDs. Lenses may be formed over the LEDs while on the submount wafer.

Fig. 10 is a cross-sectional view of a single LED and submount after dicing the submount wafer and after the LED and phosphor are encapsulated by a silicone lens.

15 Elements that are the same or equivalent are labeled with the same numeral.

DETAILED DESCRIPTION

Fig. 2 illustrates LED layers 30 grown over a growth substrate 32. In one embodiment, the LEDs emit blue or UV light and are formed by epitaxial GaN layers, such as shown in Fig. 1. The substrate 32 may be sapphire, GaN, SiC, or other suitable growth
20 substrate. The substrate 32 is typically a circular wafer. Metal electrodes 34 are formed in electrical contact with the n and p LED layers for each LED die area. The metal electrodes 34 may be similar to the electrodes 18 and 20 in Fig. 1.

In another embodiment, the LEDs are not flip-chips but may have top and bottom electrodes or top electrodes only.

The boundaries between LEDs are shown by dashed lines 35, where the LED wafer will be later sawed or scribed and broken.

In Fig. 3, the metal electrodes 34 are affixed to an adhesive layer 36 on a carrier substrate 38. The carrier substrate 38 may be silicon since a silicon wafer can be made very flat and is relatively inexpensive. The adhesive layer 36 is preferably a non-tacky material that softens when heated to adhere to the metal electrodes 34. Upon reheating the adhesive layer 36, the metal electrodes 34 will be released. Such adhesives are well known. The carrier substrate 38 should be at least as large as the growth substrate 32.

After the LED wafer is affixed to the carrier substrate 38, so that there is good mechanical support for the thin LED wafer, the top surface of the GaN LED layers is exposed to pulses of excimer laser light 42 through the transparent growth substrate 32. The laser light causes the surface GaN molecules to break down, and the gas released forces the growth substrate 32 off the LED layers 30. The growth substrate 32 is then easily taken off the LED layers 30. Such a laser lift-off process is well known.

In Fig. 4, the exposed surface of the LED layers 30 is thinned and roughened such as by reactive ion etching 44 or other suitable process. The LED layers 30 may instead be first thinned by mechanical polishing followed by an etching process to roughen the surface to achieve a controlled degree of roughness. The thinning removes portions that have been damaged by the laser lift-off and improves light extraction. Roughening the surface reduces internal reflections and further improves light extraction. A simplified magnified portion 46 of the LED surface is shown in Fig. 4.

A phosphor sheet is separately formed. Fig. 5 illustrates the preformed phosphor sheet 48. If white light is to be produced by the resulting LED, and the LED active layer emits blue light, the phosphor sheet 48 may be formed of one or more phosphors that emit red and green light when excited by blue light, and the phosphor layer must be thin enough or of sufficient low density to allow some blue light to pass through and combine with the red and green components. Suitable phosphors include a YAG phosphor (produces yellow-green light), combinations of red and green phosphors, or a combination of a YAG phosphor with a

red phosphor to produce a warmer white light. If the LED generates UV light, a blue phosphor may also be included in the phosphor sheet 48.

In one embodiment, to create the phosphor sheet 48, the phosphor powder is mixed with silicone to achieve a target phosphor density, and the phosphor sheet 48 is formed to have a target thickness. The desired thickness may be obtained by spinning the mixture on a flat surface or molding the phosphor sheet. Alternatively, the phosphor sheet 48 may be sawed from an elongated boule of phosphor to the desired thickness. In another embodiment, the phosphor sheet 48 is formed of sintered phosphor powder and may be sawed from a boule of sintered phosphor.

After the phosphor sheet 48 is formed, the phosphor sheet 48 may be tested by energizing the phosphor sheet 48 using a blue light source and measuring the light emission. Since blue LEDs in different wafers generally emit slightly different dominant wavelengths, the blue LEDs may be tested while part of the LED wafer. Preformed phosphor sheets of varying thicknesses or phosphor densities are then matched up with particular LED wafers so that the resulting color emissions may all have the same target white point (or CCT). Producing LEDs that output substantially identical white points is particularly valuable for applications that require matched LEDs such as for backlighting a large LCD television.

In one embodiment, the phosphor sheet 48 is on the order of a few hundred microns thick and somewhat flexible. The phosphor sheet 48 is preferably the same size as the LED wafer or larger.

As shown in Fig. 5, the matched phosphor sheet 48 is placed over the LED layers 30, and a vacuum can be drawn between the phosphor sheet 48 and the LED layers 30 to remove all air. The phosphor sheet 48 can then be laminated to the LED layers 30 using heat and pressure (assuming there is sufficient silicone in the phosphor sheet 48). This will conform the phosphor sheet 48 to the top surface of the LED layers 30. For a phosphor sheet 48 not containing an appropriate type of silicone or for a sintered phosphor sheet 48, a thin layer of silicone is applied over the LED layers 30 or phosphor sheet 48 to act as an adhesive for laminating the phosphor sheet 48 to the LED layers 30 using pressure. The silicone may be cured by heat or UV.

By laminating a preformed phosphor sheet onto the LED layer 30 prior to the LEDs being diced, at least the following advantages result: 1) there is little wasted phosphor since almost all the phosphor coats an LED; 2) the phosphor over each LED may have a uniform thickness and density; 3) it is fairly easy to properly position the phosphor sheet over the LED wafer and affix it to the LED wafer; 4) the phosphor sheet may be color-matched to the particular LED color emission; 5) when the LEDs are diced, the phosphor layer will precisely align with the edges of the LED to produce uniform color; and 6) the phosphor sheet may be formed of multiple layers, each layer being customized and precisely formed. In one embodiment, a multi-layer phosphor sheet is preformed by lamination, and the sheet is tested and then laminated as a single sheet to the LED layers 30. Alternatively, the multiple layers may be individually laminated over the LED layers 30. The multiple layers may be a YAG layer and a red phosphor layer.

Fig. 6 illustrates the phosphor sheet 48 (assuming it is somewhat flexible) conforming over the surface of the LED layers 30 and carrier substrate 38. In Fig. 6, the bottom surface of the carrier substrate 38 is affixed to a tacky stretchable sheet 52. This may be done before or after the phosphor sheet 48 is affixed to the LED layers 30. A suitable stretchable sheet 52 is commercially available for supporting dice during the dicing process. Support structures other than a stretchable sheet may also be used.

The phosphor sheet 48, LED layers 30, adhesive layer 36, and carrier substrate 38 are then diced along the dashed lines 54 by any suitable technique. If the metal electrodes 34 extend to the edges of each LED, the metal electrodes 34 are also separated by the dicing process. The stretchable sheet 52 may be flexed over a curved surface to break the carrier substrate 38 after the carrier substrate 38 is partially sawed.

As shown in Fig. 7, the stretchable sheet 52 is stretched in the x and y directions to separate the LEDs by a predetermined amount. Note that the phosphor layer 56 (separated from the phosphor sheet 48) is inherently aligned with the edges of the LED die 58. Therefore, the resulting light emission will be substantially uniform.

The structure is then heated by, for example, an infrared lamp, to release the metal electrodes 34 from the adhesive layer 36, and the structure is accessed by a pick-and-place

machine programmed to automatically remove each LED die 58, shown in Fig. 8, and mount the LED die 58 on a submount wafer 60.

In another embodiment, the carrier substrate 38 is not singulated, and the sawing is only through the phosphor sheet 48 and LED layers 30. The adhesive layer 36 is then
5 released from the diced LED layers 30 using UV, heat, etc. The pick-and-place machine can then remove each LED die individually from the carrier substrate 38. In such an embodiment, there is no need to mount the carrier substrate on the stretchable sheet 52.

Fig. 8 shows the submount wafer 60 having top metal electrodes 62 matched to the LED's electrodes 34. The bonding may be by ultrasonic welding or other technique. The
10 submount wafer 60 may be ceramic and have metal vias 64 that lead to bottom electrodes 66 for attachment to a printed circuit board.

Fig. 9 is a top down view of the submount wafer 60 after being populated with an array of LED dice 58. A lens may be formed over each LED die 58 while on the submount wafer 60.

15 Fig. 10 is a cross-sectional view of a single LED die 58 and submount 12 after dicing the submount wafer 60 and after the LED die 58 and phosphor layer 56 are encapsulated by a silicone lens 72. The LED can be other than a flip-chip LED and may be formed of any suitable material.

20 While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that changes and modifications may be made without departing from this invention in its broader aspects and, therefore, the appended claims are to encompass within their scope all such changes and modifications as fall within the true spirit and scope of this invention.

CLAIMS

What is claimed is:

1. A method for fabricating a light emitting diode (LED) device comprising:
growing LED layers on a growth substrate;
5 providing a preformed phosphor sheet separate from the LED layers;
affixing the LED layers to a carrier substrate using a releasable adhesive;
removing the growth substrate while the carrier substrate provides mechanical support for the LED layers;
laminating the preformed phosphor sheet to an exposed surface of the LED
10 layers;
dicing the phosphor sheet and the LED layers to create separate LED dice, each having an overlying phosphor layer;
releasing the LED layers from the releasable adhesive; and
removing the LED dice from the carrier substrate.
- 15 2. The method of Claim 1 wherein the LED layers comprise an n-layer and a p-layer, the method further comprising forming metal electrodes contacting the n-layer and the p-layer prior to affixing the LED layers to the carrier substrate.
3. The method of Claim 2 wherein affixing the LED layers to the carrier substrate comprises affixing at least some of the metal electrodes to the carrier substrate.
- 20 4. The method of Claim 1 wherein the LED layers emit blue light when energized, and the phosphor sheet emits red light wavelengths and green light wavelengths when energized by the blue light, such that the LED dice emit white light when the LED dice are energized.

5. The method of Claim 4 wherein the phosphor sheet comprises a YAG phosphor.

6. The method of Claim 1 wherein the phosphor sheet has an area approximately the same as or larger than an area of the growth substrate.

5 7. The method of Claim 1 wherein the phosphor sheet has a substantially uniform thickness.

8. The method of Claim 1 further comprising mounting the carrier substrate on an adhesive sheet, and wherein dicing the phosphor sheet and the LED layers comprises also dicing the carrier substrate but not the adhesive sheet.

10 9. The method of Claim 1 wherein removing the growth substrate comprises removing the growth substrate using a laser lift-off process.

10. The method of Claim 1 wherein the releasable adhesive comprises an adhesive releasable by at least one of UV light, heat, or a solvent.

11. The method of Claim 1 further comprising mounting the LED dice on a submount wafer by bonding electrodes on the submount wafer to corresponding electrodes of the LED dice.

12. The method of Claim 1 further comprising using a pick-and-place machine to remove the LED dice individually from the carrier substrate.

13. A light emitting diode (LED) structure comprising:

20 an LED wafer, including a growth substrate, the LED wafer having a first surface;

a carrier substrate affixed to the first surface by a releasable adhesive, wherein the growth substrate is removed from the LED wafer, the LED wafer having a second surface opposite to the first surface; and

a preformed phosphor sheet, formed separate from the LED wafer, affixed to the second surface of the LED wafer,

wherein the phosphor sheet and LED wafer are not yet diced.

14. The device of Claim 13 further comprising the carrier substrate being affixed
5 to a stretchable sheet for supporting the phosphor sheet, the LED wafer, and the carrier substrate after dicing of the phosphor sheet, the LED wafer, and the carrier substrate.

15. The device of Claim 13 wherein the LED wafer comprises an n-layer and a p-layer, the LED wafer further comprising metal electrodes contacting at least the p-layer, the carrier substrate being affixed to the metal electrodes by the releasable adhesive.




Fig. 1 (prior art)




Fig. 2 (prior art)




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10

INTERNATIONAL SEARCH REPORT

International application No

PCT/IB2011/051849

A. CLASSIFICATION OF SUBJECT MATTER

INV. H01L33/00 H01L33/50
 ADD. H01L33/22

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 2009/126272 A1 (CREE INC [US]; CHAKRABORTY ARPAN [US]) 15 October 2009 (2009-10-15)	1-7,9, 10,12, 13,15 8,11,14
Y	paragraphs [0048] - [0053]; figure 2 paragraphs [0054] - [0065]; figures 3a-3g paragraphs [0066], [0067]; figures 4a,4b	
Y	US 2009/179207 A1 (CHITNIS ASHAY [US] ET AL) 16 July 2009 (2009-07-16) figures 3a, 3b	8,11,14
A	US 2009/093075 A1 (CHU CHEN-FU [TW] ET AL) 9 April 2009 (2009-04-09) ref. 140 figures 14, 15	8,14
A	US 2009/173958 A1 (CHAKRABORTY ARPAN [US] ET AL) 9 July 2009 (2009-07-09) figures 3a-4b	1,13
	----- -/-	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

5 July 2011

Date of mailing of the international search report

13/07/2011

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+31-70) 340-2040,
 Fax: (+31-70) 340-3016

Authorized officer

Ott, André

INTERNATIONAL SEARCH REPORT

International application No

PCT/IB2011/051849

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2010/019260 A1 (EPLER JOHN [US] ET AL) 28 January 2010 (2010-01-28) figures 2-7 -----	1-15
A	WO 2005/029599 A2 (MATSUSHITA ELECTRIC WORKS LTD [JP]; TANAKA KENICHIRO [JP]; KUBO MASAO) 31 March 2005 (2005-03-31) figures 12-15 -----	1-15
A	US 2008/173884 A1 (CHITNIS ASHAY [US] ET AL) 24 July 2008 (2008-07-24) figures 5a-5c -----	1,13

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/IB2011/051849

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 2009126272 A1	15-10-2009	CN 102057511 A EP 2277206 A1 US 2009256163 A1 US 2011073881 A1	11-05-2011 26-01-2011 15-10-2009 31-03-2011
US 2009179207 A1	16-07-2009	NONE	
US 2009093075 A1	09-04-2009	NONE	
US 2009173958 A1	09-07-2009	CN 101939854 A EP 2227833 A2 WO 2009088410 A2	05-01-2011 15-09-2010 16-07-2009
US 2010019260 A1	28-01-2010	CN 102106004 A EP 2308107 A1 WO 2010010485 A1 KR 20110031999 A	22-06-2011 13-04-2011 28-01-2010 29-03-2011
WO 2005029599 A2	31-03-2005	AT 430993 T CN 1830097 A EP 1665400 A2 JP 4440928 B2 JP 2007503718 A KR 20060032208 A TW I246783 B US 2009186431 A1 US 2006231853 A1	15-05-2009 06-09-2006 07-06-2006 24-03-2010 22-02-2007 14-04-2006 01-01-2006 23-07-2009 19-10-2006
US 2008173884 A1	24-07-2008	CN 101663767 A CN 101627481 A EP 2111649 A2 JP 2010517290 A KR 20090115156 A WO 2008115213 A2	03-03-2010 13-01-2010 28-10-2009 20-05-2010 04-11-2009 25-09-2008