

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
18 December 2003 (18.12.2003)

PCT

(10) International Publication Number
WO 03/105115 A1

(51) International Patent Classification⁷: **G09G 3/20, 3/36**

(21) International Application Number: PCT/IB03/02428

(22) International Filing Date: 4 June 2003 (04.06.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/165,905 10 June 2002 (10.06.2002) US

(71) Applicant: **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(71) Applicant (for AE only): **U.S. PHILIPS CORPORATION** [US/US]; 1251 Avenue of the Americas, New York, NY 10510-8001 (US).

(72) Inventors: **JANSSEN, Peter, J.**; P.O. Box 3001, Briarcliff Manor, NY 10510-8001 (US). **ALBU, Lucian, Remus**; P.O. Box 3001, Briarcliff Manor, NY 10510-8001 (US).

(74) Common Representative: **KONINKLIJKE PHILIPS ELECTRONICS N.V.**; c/o BRAM, Eric, Philips Intellectual Property & Standards, 580 White Plains Road, Tarrytown, NY 10591 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

[Continued on next page]

(54) Title: SINGLE DECODER BASED ROW ADDRESSING UTILIZING SEQUENTIAL DECODING TO ENABLE MULTIPLE PREWRITE



(57) Abstract: A row addressing circuit and method for addressing multiple rows of a visual display in a single cycle. The circuit comprises: a decoder coupled to a plurality of signal lines, wherein the decoder includes a system for decoding a row select address, a first pre-write address and a second pre-write address and selecting three corresponding signals lines during the single cycle; and wherein each of the plurality of signal lines is further coupled to a dedicated set of latches, wherein each set of latches includes a row select latch, a first pre-write latch, and a second pre-write latch.



-
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**SINGLE DECODER BASED ROW ADDRESSING UTILIZING SEQUENTIAL
DECODING TO ENABLE MULTIPLE PREWRITE**

The present invention relates generally to row addressing circuits for video displays, and more particularly relates to a single decoder based row addressing
5 circuit that utilizes dedicated latches to enable multiple pre-writes.

Video display systems have become commonplace in today's electronics marketplace. Laptops, flat screen monitors, televisions, video cameras, digital cameras, personal digital assistants, cell phones, etc., all typically utilize some form of a video display. As the demand for more and more advanced electronic systems
10 continues to grow, the need to provide improved performance for visual displays remains an ongoing challenge.

A typical visual display, such as a liquid crystal display (LCD), is typically configured as an active matrix of pixels that are loaded with pixel data on a row-by-row basis. Each row is selected with a unique address, thereby allowing data to be
15 addressed to individual rows within the display. In advanced display systems, it is advantageous to be able to simultaneously address rows other than the one being written to with picture information. Moreover, in applications such as a single panel, scrolling color application, the ability to address non-contiguous rows is required.

Simultaneous row addressing (i.e., the ability to address multiple rows during
20 a single cycle) is required, for instance, in applications where the process of erasing a previous pixel state needs to be implemented. For example, in high-speed LCD systems, it is necessary to pre-write some blank information to the row of pixels before writing the actual picture because LCD's generally have a relatively long

memory period. Often, multiple pre-writes (e.g., two or more) are preferable.

Accordingly, systems are required that can address some rows with pre-write data during the same cycle when a row is addressed with picture data.

Prior art systems that provide this functionality typically utilize hardwired logic that allows a row (e.g., row *n*) and one or more offset rows (e.g., row *n*-100) to be selected simultaneously. Unfortunately, this requires a very high number of circuits and limits flexibility. Thus, advanced features, such as bi-directional scanning cannot readily be implemented.

The present addresses the above-mentioned problems, as well as others, by providing an addressing scheme that utilizes a single decoder and a set of dedicated latches for each row. In a first aspect, the invention provides a row addressing circuit for addressing multiple rows of a visual display in a single cycle, comprising: a decoder coupled to *N* row select lines, wherein a subset *M* of the *N* row select lines are selectable by the decoder in response to *M* inputted row addresses; and a set of *M* latches coupled to each of the *N* row select lines, wherein each set of latches comprises a row select latch and a first pre-write latch.

In a second aspect, the invention provides a method of addressing multiple rows of a visual display in a single cycle, comprising: providing a decoder coupled to a plurality of signal lines, wherein each signal line is further coupled to a dedicated latch including a row select latch, a first pre-write latch, and a second pre-write latch; providing a first enable signal line that is shared by each of the row select latches, a second enable signal line that is shared by each of the first pre-write latches, and a third enable signal line that is shared by each of the second pre-write latches; beginning a row cycle; inputting and decoding a row select address and selecting a

first signal line; enabling the row select latch via the first enable signal line; inputting and decoding a first pre-write address and selecting a second signal line; enabling the first pre-write latch via the second enable signal line; inputting and decoding a second pre-write address and selecting a third signal line; enabling the second pre-write latch
5 via the third enable signal line; and ending the row cycle.

In a third aspect, the invention provides a row addressing circuit for addressing multiple rows of a visual display in a single cycle, comprising: a decoder coupled to a plurality of signal lines, wherein the decoder includes a system for decoding a row select address, a first pre-write address, and a second pre-write
10 address and selecting three corresponding signals lines during the single cycle; and wherein each of the plurality of signal lines is further coupled to a dedicated latch set, wherein each latch set includes a row select latch, a first pre-write latch, and a second pre-write latch.

These and other features of this invention will be more readily understood
15 from the following detailed description of the various aspects of the invention taken in conjunction with the accompanying drawings in which:

Figure 1 depicts a decoder based row select circuit with pre-write in accordance with the present invention.

Figure 2 depicts a flow diagram describing a method of the present invention.

20 Referring now to the drawings, Figure 1 depicts a row addressing circuit 10 that allows multiple rows of a display to be addressed during a single cycle. A cycle is generally defined a period of time during which a row within the display is made active to display data. In one exemplary embodiment, the display may comprise an active matrix display utilizing a liquid crystal display (LCD). However, it should be

understood that the invention could be applied to any display application where multiple row addressing is required.

Row addressing circuit 10 includes a decoder 12 capable of, during a single cycle, sequentially decoding a plurality of M input addresses and activating M

5 corresponding row select or signal lines 14. In an exemplary embodiment, the plurality of M addresses comprises a row select address 26, a first pre-write address 28, and a second pre-write address 30 (i.e., $M = 3$). Row select address 26 identifies a row of the display that is to be made active for actual display data, i.e., data that be will be viewed. Pre-write address 28 identifies a second row that is to receive a first

10 phase of pre-write data in order to clear the previous state of the second row. Pre-write address 30 identifies a third row that is to receive a second phase of pre-write data in order to further clear the previous state of the third row. The row select and pre-write operations are facilitated by a series of latches and control signals that are described in detail below. The addresses, as well as the control signals are

15 communicated via a shared bus 16 and may be provided by any type of system, e.g., a processing unit. In this exemplary embodiment, the first and second pre-write operations are typically active for only a short portion of the row cycle, and are preferably written to a row for a predetermined period of time before the row is made active for actual display data (e.g., 100-200 microseconds, respectively). However, it

20 should be understood that the number and specific functionality of the pre-write operations are not limited to the embodiments described herein, and variations (e.g., more than two pre-write operations) apparent to one skilled in the art fall within the scope of the present invention.

The decoder output is comprised of a plurality of N signal lines 14 that are individually selectable in response to an inputted address. Each of the plurality of N signal lines 14 is associated with a row of the display. Thus for example, if the display has 800 rows, the decoder will require 800 signal lines 14, i.e., $N = 800$. As
5 noted above, the present invention allows multiple rows (i.e., a set M of the N rows) to be activated during a single cycle. To accomplish this, each signal line 14 of circuit 10 is coupled to a dedicated set of M latches, i.e., a "latch set" 15, resulting in $N \times M$ total latches. In the exemplary embodiment depicted in Figure 1, each latch set 15 includes a row select latch 18, a first pre-write latch 20, and a second pre-write latch
10 22. Note that for simplicity purposes, only one latch set 15 is shown, but the actual circuit 10 would include N latch sets.

In accordance with this exemplary embodiment, three of the N latch sets are selected during each cycle, as determined by the row select address 26, first pre-write address 28, and second pre-write address 30. A series of control signals provided
15 over shared bus 16 enable one of the three latches in each selected latch set 15 during the cycle. Specifically, the control signals are comprised of a row select register enable signal 32; row prewrite 1 register enable signal 34; and row prewrite 2 register enable signal 36, which are shared among each latch set 15. Each latch in the latch set 15 includes an enable signal input for receiving the respective signal. In order to
20 become active, a latch must be both selected by decoder 12 and enabled by the appropriate enable signal. Once active, the latch can hold and pass a high signal to the selected row of the display for a period of time determined by the enable signal.

Referring to Figure 2, a more detailed operation of circuit 10 is provided. First, a row cycle begins at step S1. Next, a row select address 26 is written to

decoder 12 from bus 16, which is decoded and causes a row n to be selected (step S2).

At the same time, a row select register enable signal 32 is provided via bus 16 to each row select latch 18 (step S3). Because only one latch set (row n) is active, only the "row n" row select latch 18 is affected by the row select register enable signal 32.

5 Thus, a high signal is saved in row select latch 15, which is transmitted through logical Or gate 24 to row n of the display.

Next, pre-write 1 address 28 is written to decoder 12 from bus 16. The pre-write 1 address 28 is decoded and causes a second signal line (e.g., n-100) to be selected (step S4). At the same time, a row prewrite 1 register enable signal 34 is
10 provided via bus 16 to each prewrite 1 latch (step S5). Because only the second signal line (e.g., n-100) is active, the prewrite 1 latch of the selected latch set (e.g., n-100, not shown) latches the high signal to the selected row (e.g., n-100) for a first phase pre-write operation.

Next, pre-write 2 address 30 is written to decoder 12 from bus 16. The pre-
15 write 2 address 30 is decoded and causes a third signal line (e.g., n-200) to be selected (step S6). At the same time, a row prewrite 2 register enable signal 34 is provided via bus 16 to each prewrite 2 latch (step S7). Because only the third signal line (e.g., n-200) is selected, the prewrite 2 latch of the selected latch set (e.g., n-200, not shown) latches the high signal to the selected row (e.g., n-200) for a second phase pre-write
20 operation. Finally the row cycle ends (step S8).

As shown, the present invention allows three (or more) rows to be enabled independently during a single cycle allowing, among other things, independent row selection and independent control over the pre-write time. This invention therefore includes the option of extending, for example, the second pre-write to a full row time

allowing picture information to be written into two rows during a single cycle (bi-row mode).

The foregoing description of the preferred embodiments of the invention has been presented for purposes of illustration and description. They are not intended to
5 be exhaustive or to limit the invention to the precise form disclosed, and obviously many modifications and variations are possible in light of the above teachings. Such modifications and variations that are apparent to a person skilled in the art are intended to be included within the scope of this invention as defined by the accompanying claims.

CLAIMS

- 1 1. A row addressing circuit for addressing multiple rows of a visual display in a
2 single cycle, comprising:
3 a decoder coupled to N row select lines, wherein a subset M of the N row
4 select lines are selectable by the decoder in response to M inputted row addresses; and
5 a set of M latches coupled to each of the N row select lines, wherein each set
6 of latches comprises a row select latch and a first pre-write latch.
- 1 2. The row addressing circuit of claim 1, wherein each set of latches further includes
2 a second pre-write latch.
- 1 3. The row addressing circuit of claim 1, wherein each of the M latches comprises an
2 enable input for independently enabling each of the latches within each set of latches.
- 1 4. The row addressing circuit of claim 3, wherein a first one of the M latches in each
2 set shares a first enable signal.
- 1 5. The row addressing circuit of claim 3, wherein a second one of the M latches in
2 each set shares a second enable signal.
- 1 6. The row addressing circuit of claim 1, wherein an output of each of the M latches
2 in each set is coupled together with a logical OR gate.
- 1 7. A method of addressing multiple rows of a display in a single cycle, comprising:

2 providing a decoder coupled to a plurality of signal lines, wherein each signal
3 line is further coupled to a dedicated latch set having a row select latch, a first pre-
4 write latch, and a second pre-write latch;
5 providing a first enable signal line that is shared by each of the row select
6 latches, a second enable signal line that is shared by each of the first pre-write latches,
7 and a third enable signal line that is shared by each of the second pre-write latches;
8 beginning a row cycle;
9 inputting and decoding a row select address and selecting a first signal line;
10 enabling the row select latch via the first enable signal line;
11 inputting and decoding a first pre-write address and selecting a second signal
12 line;
13 enabling the first pre-write latch via the second enable signal line;
14 inputting and decoding a second pre-write address and selecting a third signal
15 line;
16 enabling the second pre-write latch via the third enable signal line;
17 ending the row cycle.

1 8. The method of claim 7, comprising the further step of activating a first row of the
2 display for displaying pixel data at the row select address.

1 9. The method of claim 8, comprising the further step of activating a second row of
2 the display for receiving pre-write data at the first pre-write address.

1 10. The method of claim 9, comprising the further step of activating a third row of
2 the display for receiving pre-write data at the second pre-write address.

1 11. A row addressing circuit for addressing multiple rows of a visual display in a
2 single cycle, comprising:
3 a decoder coupled to a plurality of signal lines, wherein the decoder includes a
4 system for decoding a row select address, a first pre-write address and a second pre-
5 write address and selecting three corresponding signals lines during the single cycle;
6 and
7 wherein each of the plurality of signal lines is further coupled to a dedicated
8 latch set, wherein each latch set includes a row select latch, a first pre-write latch, and
9 a second pre-write latch.


1 12. The row addressing circuit of claim 11, further comprising:
2 a first enable signal line that is shared by each of the row select latches;
3 a second enable signal line that is shared by each of the first pre-write latches;
4 and
5 a third enable signal line that is shared by each of the second pre-write latches.

1 13. The row addressing circuit of claim 12, wherein each of the first, second, and
2 third enable signal lines can be independently enabled.

1 14. The row addressing circuit of claim 11, wherein each latch acquires data from the
2 decoder at a first transition of an enable signal line, and is reset at a second transition
3 of the enable signal line.

1 15. The row addressing circuit of claim 11, wherein each latch set comprises outputs
2 coupled together via a logical OR gate.

1 16. The row address circuit of claim 11, wherein the visual display comprises a liquid
2 crystal display.



2/2




FIG. 2

INTERNATIONAL SEARCH REPORT

 Internat Application No
 PCT/IB 03/02428

 A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 G09G3/20 G09G3/36

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 883 609 A (FUKUMORI HIROYUKI ET AL) 16 March 1999 (1999-03-16) column 13, line 26 - column 14, line 62 column 16, line 13 - line 42 column 17, line 4 - line 32 figures 5,8,9	1,7,11
A	EP 1 061 499 A (SHARP KK) 20 December 2000 (2000-12-20) paragraph '0069! - paragraph '0070! paragraph '0085! figures 4,11	1,7,11

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

22 October 2003

Date of mailing of the international search report

30/10/2003

Name and mailing address of the ISA

 European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
 Fax: (+31-70) 340-3016

Authorized officer

Farricella, L

INTERNATIONAL SEARCH REPORT

Internal	pplication No
PCT/IB 03/02428	

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5883609	A	16-03-1999	JP 2625389 B2	02-07-1997
			JP 8122747 A	17-05-1996
			JP 2625390 B2	02-07-1997
			JP 8122748 A	17-05-1996
			DE 19540146 A1	02-05-1996
EP 1061499	A	20-12-2000	JP 2001060078 A	06-03-2001
			CN 1279459 A	10-01-2001
			EP 1061499 A2	20-12-2000
			TW 432348 B	01-05-2001