

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
12 September 2003 (12.09.2003)


PCT

(10) International Publication Number
WO 03/075167 A1

- (51) International Patent Classification⁷: **G06F 13/12**, 13/28 [FR/FR]; Motorola S.A., Avenue du General Eisenhower, BP1029, F-31023 Toulouse (FR).
- (21) International Application Number: PCT/EP03/01881
- (22) International Filing Date: 25 February 2003 (25.02.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 02290502.0 1 March 2002 (01.03.2002) EP
- (71) Applicant (for all designated States except US): **MOTOROLA INC** [US/US]; 1303 E.Algonquin Road, Schaumburg, IL 60196 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **CASTERES, Jean** [FR/FR]; Motorola S.A., Avenue du General Eisenhower, BP1029, F-31023 Toulouse (FR). **RISACHER, Frederic**
- (74) Agent: **WHARMBY, Martin**; Motorola Centre De Recherche, Parc Technologique De St Aubin, Route de l'arme Au Merisier, Immeuble Columbia, F-91190 Gif-Sur-Yvette (FR).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: METHOD AND ARRANGEMENT FOR VIRTUAL DIRECT MEMORY ACCESS



(57) Abstract: A method and arrangement for virtual DMA in a wireless cellular telephone processing system (100) having first and second processors (120,140), a plurality of modules (130, 150) and memory, the arrangement comprising: virtual DMA channel means (110) providing prioritized virtual DMA channels and providing interrupts from the virtual DMA channel means to the processor, the interrupts providing synchronisation of the virtual DMA channels; and callback function means (400) arranged to be called by the interrupts to provide interrupt service routines to perform synchronized virtual DMA accesses. This advantageously provides: a technique to separate the "action" or processing to be accomplished upon reception of an event into a function; a method to inform the system which action-function is to be called upon reception of such an event; a method to change the action-function while the system is in operation; a technique to be hardware independent because a callback function attach/detach process (430/440) can apply to most existing exception hardware designs; and a method to revisit the synchronization scheme at the application level, because of the gain in time made to get to the application's action on an event.



WO 03/075167 A1



Published:

- *with international search report*
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

- 1 -

METHOD AND ARRANGEMENT FOR VIRTUAL DIRECT MEMORY ACCESS**Field of the Invention**

5

This invention relates to direct memory access (DMA) and particularly to DMA that may be performed in software.

10 Background of the Invention

In the field of this invention it is known that, in systems having processor(s) and distributed modules, DMA is conventionally performed in hardware, via one or more
15 DMA channels using an interrupt driven method, to allow system memory to be accessed directly by the modules without the need for processor intervention.

It is also known that, particularly in certain
20 applications, it is desirable in DMA to minimise interrupt latency. For example, from US patent no. 5,644,784 there is known a method for minimising interrupt latency with a hardware and software apparatus, by using a base address for all interrupt service
25 requests plus an offset which is derived from the priority of the interrupt received. After this is achieved, this patent suggests to use the interrupt priority numbers to allow for variable reserved memory space in order to hold the interrupt service routine
30 (ISR). However, this has the disadvantage of restricting

- 2 -

priority levels and is conditioned by the size of the
"Interrupt Service Point" register.

It is also known that in systems employing DMA, care
5 needs to be taken to ensure satisfactory handling of
synchronization events generated by a DMA channel when
performing DMA accesses.

A need therefore exists for an arrangement and method for
10 virtual direct memory access (DMA) wherein the
abovementioned disadvantage(s) may be alleviated.

Statement of Invention

15

In accordance with a first aspect of the present
invention there is provided a method for virtual direct
memory access (DMA) as claimed in claim 1.

20 In accordance with a second aspect of the present
invention there is provided an arrangement for virtual
direct memory access (DMA) as claimed in claim 9.

Preferably the method and arrangement include means for
25 attaching a callback function and the means for detaching
a callback function, which means may be arranged to
operate during use of the system, whereby functioning of
the callback function means may be changed during use of
the system.

30

- 3 -

There is thus provided a software algorithm and method to maximize the efficiency of the response time to virtual DMA events triggered while running an application on the "host" processors.

5

This advantageously provides:

- a technique to separate the "action" or processing to be accomplished upon reception of an event into a function;
- 10 • a method to inform the system which action-function is to be called upon reception of such an event;
- a method to change the action-function while the system is in operation;
- a technique to be hardware independent because a
15 callback function attach/detach process can apply to most existing exception hardware designs;
- and a method to revisit the synchronization scheme at the application level, because of the gain in time made to get to the application's action on an
20 event.

Brief Description of the Drawings

One arrangement and method for direct memory access (DMA)
25 channel synchronization incorporating the present invention will now be described, by way of example only, with reference to the accompanying drawing(s), in which:

FIG. 1 shows a block-schematic diagram illustrating
30 a 'virtual' DMA scheme;

- 4 -

FIG. 2 shows a block-schematic diagram illustrating a generic call-back function mechanism that is employed in the DMA scheme of FIG. 1;

5 FIG. 3 shows a block-schematic diagram illustrating use of virtual DMA interrupts in the scheme of FIG. 1;

10 FIG. 4 shows a schematic diagram illustrating 'attach' and 'detach' functions for call-back Interrupt Service Routines used in the DMA scheme of FIG. 1;

15 FIG. 5 shows a block-schematic diagram illustrating hardware-software interaction in the scheme of FIG. 1;

20 FIG. 6 shows a schematic diagram illustrating 'auto-vectoring' with multiple device sources and OR-ed DMA channels which may be used in the DMA scheme of FIG. 1;

25 FIG. 7 shows a schematic diagram illustrating 'vectoring' with OR-ed DMA channels which may be used in the DMA scheme of FIG. 1;

30 FIG. 8 shows a schematic diagram illustrating 'vectoring' with virtual DMA channels and private interrupt lines which may be used in the DMA scheme of FIG. 1; and

- 5 -

FIG. 9 shows a schematic diagram illustrating the performance advantage of the DMA scheme of FIG. 1 in the context of polling.

5

Description of Preferred Embodiment(s)

In modern digital mobile telephones, data to be transmitted or received over an air interface requires
10 complex processing according to dedicated algorithms defined by standard committees such as the European Telecommunications Standards Institute (ETSI) for Global System for Mobile Communications (GSM) in Europe.

15 The steps of this digital signal processing are typically handled by a base-band processor integrated circuit (IC). This processor executes code that can be divided into two main classes of programs: "control and protocol" class on one hand, and "digital signal processing" class on the
20 other hand.

Both classes have different characteristics. The "control and protocol" code does not execute often; it does not contribute to a high utilization of processor time, but
25 occupies a significant amount of memory (contributing significantly to the program memory size). The digital signal processing class on the other hand, utilizes most of the time of the processor(s) but occupies very little of the available memory space as the code can often be
30 optimised into tiny loops.

- 6 -

Inside the cellular equipment, the base-band IC contains the microprocessor(s) in charge of running both classes of programs. The emerging third generation of cellular equipment is forecast to handle more complex application programs, such as programs not related directly to the communication but to services that rely on the communication over the air interface (i.e., internet, reservation services, etc.). These applications need to coexist with the communication software layers.

10

Recent developments in base-band architecture have demonstrated that using a digital signal processor (DSP) to handle the signal processing class of software and a micro-controller unit (MCU) for the control and protocol class of software can be a very efficient way of designing a cellular system, although the communication between these two processors and their synchronization has been a difficult and tedious task to debug and achieve.

20

FIG. 1 shows a base-band architecture 100 for third generation wireless systems in which the present invention is used. It introduces an Inter-Processor Communication Module (IPCM) 110 which provides a micro-RISC processor architecture dedicated to handling virtual DMA channels between different elements or modules of the system such as DSP core 120 and associated DSP peripherals 130 and MCU core 140 and associated peripherals 150.

30

- 7 -

- As will be described in more detail below, the present invention (in its preferred implementation considered here) is based on a software algorithm developed to solve virtual (i.e., carried out in software) DMA
- 5 synchronization via virtual DMA channels. The software algorithm allows for application software running on the MCU core and/or the DSP to react to an event generated by the one of the IPCM virtual DMA channels in a minimum time (minimum number of cycles).
- 10 Referring now also to FIG. 2 and FIG. 3, the software algorithm utilises call-back functions to handle exceptions triggered by the virtual DMA channels.
- 15 The software algorithm may be considered as the result of combining three elements:
1. Virtual DMA channel engine (in the present example IPCM 110, but alternative virtual DMA channel engines may be used) with the capability to have

20 prioritized virtual DMA channels,

 2. Interrupt synchronisation of the virtual DMA channels, i.e., the capability of the MCU and DSP sides to receive interrupts from the virtual DMA engine as a means of synchronisation (this can

25 result in a heterogenous interrupt handling methods on the MCU and DSP sides), and

 3. A callback function mechanism used as ISR mechanism, which use solves the heterogenous interrupt handling methods mentioned immediately above.
- 30 The following description will detail each of the three elements making up the algorithm.

- 8 -

A call-back function mechanism is often used in graphical user interfaces (GUIs) to handle human interaction in a graphic environment (e.g., open-source 'X-Windows'). The
5 call-back function is a function pointer that is attached to an event at initialization time; when the event occurs, the event handler calls the function, hence the name 'call-back function').

10 As shown in FIG. 2, in the present example the call-back function mechanism 200 is implemented by a set-up phase including (i) running of initialization code (step 210), followed by (ii) registration of call-back functions in a table (step 220), and (iii) enabling of events (step
15 230). The application main functional loop (step 240) may then be entered. When an event is triggered, the triggered event is received and the callback function is referenced (step 250) in the table set-up under step (ii) above. The callback function is then executed (step 260),
20 and the mechanism then waits for a further event trigger.

When utilizing a Direct Memory Access (DMA) device, the DMA device informs its controlling processor that an event has occurred by sending it an interrupt. The
25 processor reacts to the receipt of that event by calling an interrupt handler that performs prioritization and classification of the given interrupt (this is often done in hardware). In turn, the handler calls the Interrupt Service Routine (ISR), which is a routine in charge of
30 taking action upon receipt of that particular interrupt event.

- 9 -

The DMA scheme of FIG. 1 implements the Interrupt Service Routine (ISR) with the call-back function mechanism, making them effectively call-back Interrupt Service
5 Routines (Call-back ISRs).

Action for virtual DMA events is implemented as follows. As shown in FIG. 3, exceptions (shown as 160 and 170) are generated to the DSP core 120 and/or to the MCU core 140
10 from the virtual DMA device IPCM 110.

The exception handler of each core is then called to handle the exception. The exception handler of the core then jumps to the call-back function's address. The
15 action or processing to be executed upon such an exception is contained inside the call-back function.

Referring now to FIG. 4, the initialization of the call-back function table 400 occurs at the 'bootstrap' stage
20 of the core before enabling exceptions related to the virtual DMA device. The initialization bootstrap just fills up a table of function pointers 420 that define which function is to be called upon receipt of a particular interrupt event 410. When the table 400 is
25 complete, the bootstrap terminates and control is given to the application program. The application program will eventually be interrupted; that interrupt event will be handled by the exception hardware (not shown) that will call the call-back Interrupt Service Routine mechanism.

30

- 10 -

Action to initialize, change and remove an action is implemented as follows. The act of the initialization code defining for the system the function's address to be called upon receipt of an interrupt event is called

5 ATTACHMENT of the call-back-ISR. The ATTACH procedure is considered as an atomic action (430) to be provided by the system supporting library (not shown), and need not be described in further detail.

10 In the same manner, a DETACH atomic action is the act of de-registering the call-back function's address from the system call-back-ISR table. Similarly to the ATTACH atomic action, the DETACH atomic action (440) is also part of the system support library.

15 Simultaneous support for ATTACH and DETACH functions allow the system to also CHANGE the call-back ISR while up and running. System support for ATTACH/DETACH includes the enabling/disabling of interrupt events during the

20 change of the call-back-ISR address in the table 400.

In order to maintain system integrity, a default interrupt service routine must be provided, that accounts for the time where no call-back ISR is provided or during

25 the time where the application wants to change the existing call-back ISR. This default ISR can also be a user-provided call-back ISR.

It will be understood that the present invention is

30 applicable in many hardware configurations. The latest third generation wireless cellular telephone

- 11 -

architectures embed multiple different processor cores,
each of which may have a different way to handle
interrupts or, more generally, exceptions. The virtual
DMA device 110 can therefore "talk" to two cores such as
5 120 and 140 that each have a different way to take
interrupts into account. An interrupt priority
determination scheme is provided in the core architecture
(fast or normal interrupt), and the service provided by
the interrupt controller allows the first level handler
10 to determine the interrupt number. The algorithm is
implemented purely in software, relying on the
information provided by the interrupt controller and
reacting as quickly as the hardware can establish
priority and jump through the exception vector table.

15

FIG. 5 illustrates the hardware/software interaction of
the architecture 100. The frontier between functions
supported in hardware and functions supported in software
can vary, as shown by the dashed line which can be
20 positioned at 500A or 500B. A hardware core priority
scheme 510 has its output applied to an exception vector
table 520, whose output is applied to a first control to
user ISR 530. Reading 540 of the interrupt number is
performed under control of interrupt controller 550. If
25 necessary the case of the interrupt class may be switched
560. The virtual DMA channel interrupt case 570 is used
as an index in the callback ISR table to the interrupt
number 580. As can be seen, the functions 510, 520 and
550 are implemented in hardware, the functions 570 and
30 580 are performed in software, and the functions 530, 540
and 560 may be performed either in hardware or software.

- 12 -

The invention can then take advantage of the different methods, with the underlying hardware quickly configuring to the interrupt source. The dashed line 500A/500B shows
5 the difference between the two levels of hardware support.

FIG. 6, FIG. 7 and FIG. 8 detail implementations of the architecture of 100 with different levels of hardware
10 support: FIG. 6 illustrates use with autovectorized interrupt, where the interrupt from the virtual DMA device is mixed with other devices and all virtual DMA channel interrupt events are OR-ed together; FIG. 7 illustrates use with vectored interrupts, which
15 highlights the removal of the decision stage which determines the interrupt source's device; and FIG. 8 illustrates the case where all virtual DMA channels are connected directly to the processor's interrupt lines.

20 Referring now to FIG. 6, the steps followed for use with autovectorized interrupt with multiple device sources and OR-ed channels are as follows:

- application running on the processing core (MCU or DSP) starts (step 610),
- 25 • interrupt event is triggered by the IPCM and received by the processing core (step 620),
- interrupt handler is called and starts executing (step 630),
- interrupt prioritization algorithm (step 640)
- 30 determines it is a virtual DMA exception case that

- 13 -

- needs to be handled among all devices connected to the same interrupt line (step 650),
- the interrupt register of the IPCM is accessed to get the interrupt number, the number corresponding to the virtual DMA channel number on which the interrupt event occurred (step 660),
 - the interrupt event number is used to index the call-back functions' table in order to get the address of the call-back function to be called - using the channel number as the index of the system's call-back ISR table allows to get to the jump sooner (step 670),
 - the jump to the call-back function's address is performed giving control to the call-back Interrupt Service Routine (step 680),
 - after ISR execution (step 690) control is returned to the application (step 695).

Referring now to FIG. 7, if hardware has support for vectored interrupts, source device determination (steps 640 and 650 of FIG. 6) is no longer necessary. In this event, instead of step 630 as in FIG. 6, the interrupt handler is vectored to jump directly to the appropriate virtual DMA case (step 700).

The ATTACH/DETACH routines maintain the call-back ISR functions table as in the case illustrated in FIG. 6.

Referring now to FIG. 8, if all the virtual DMA events can be wired to their respective private interrupt line and if the core supports vectored interrupts, the read

- 14 -

access to the interrupt register of the virtual DMA device (steps 660 and 670 of FIG. 7) can also be removed. In this event, instead of step 700 of FIG. 7, the interrupt handler is vectored to identify the appropriate
5 virtual DMA case (step 800).

The ATTACH routine at this point only needs to write the call-back ISR function's address in the interrupt vector table. This architecture choice is the fastest, but also
10 may require too many interrupt lines as each virtual DMA channel requires its own interrupt line.

It will be appreciated that in the virtual DMA scheme described above, because a call-back function can be
15 attached to an event, a synchronization mechanism is provided at the application level: as soon the interrupt is called the application effectively calls the action function.

20 Complex applications have a state machine representing their internal state. Events such as the virtual DMA events make the internal state change but the action is not yet taken, it is scheduled: the ISR merely records that the event occurred. The virtual DMA scheme described
25 above can eliminate the synchronization which is otherwise needed: there is no need to update a state or transition in a state machine, the call-back ISR is the action itself (i.e., read a UART buffer and act on it) and because the lead time to get to the action is
30 reduced, taking the action can be short enough for the application deadline to be met.

- 15 -

It will be understood that the virtual DMA scheme described above offers a number of advantages over prior techniques. In order to contrast the above virtual DMA
5 scheme with other possible techniques, the case of a generic polling mechanism is considered in detail below. This case study highlights the area where the above virtual DMA scheme improves the time it takes to get to the correct ISR in regards of the event triggered. The
10 hardware support can vary also, and therefore can have an impact on the algorithm developed.

In the flow presented in FIG. 9, it was chosen to keep the time spent in the Interrupt Service Routine (ISR) to
15 a minimum: the ISR only records which interrupt of the virtual DMA channels was sent. This means that it is up to the application to synchronize three key points:

- 1 detection or "receiving" of the interrupt,
- 2 handling or taking action on this interrupt event,
- 20 3 acknowledging the sending device that interrupt was detected and "understood".

This synchronization can be handled in various ways and is represented in the flow diagram of FIG. 9 by the two loops that symbolize when the application wants to wait
25 on a particular event (top loop) or, when the application knows it must determine which interrupt was received and what action (ISR) should be called for that interrupt.

This technique is called polling because at some point
30 the application will access a variable and/or a register

- 16 -

to determine if the interrupt has yet arrived: it polls the variable.

As shown in FIG. 9, the steps are detailed as follows:

- 5 • application running on the processing core (MCU or DSP) starts (step 910),
 - application needs to perform action upon receipt of an event (step 920)
 - interrupt event is triggered by the IPCM and received by the processing core (step 930),
 - 10 • interrupt handler is called and starts executing (step 940),
 - interrupt prioritization algorithm determines it is a virtual DMA exception case that needs to be handled (steps 940 and 950),
 - 15 • the interrupt register of the IPCM is accessed to get the interrupt number (the number corresponding to the virtual DMA channel number on which the interrupt event occurred - step 970),
 - 20 • a copy is made into a statically allocated global state variable accessible by other parts of the program (step 980),
- control is then returned to the application. Depending on the synchronization algorithm, it is at this point that
- 25 the application can first detect that the event has occurred and take the decision to jump to the address of the proper Interrupt Service Routine (ISR) - it may be noted that the term "application" here can cover a user's operating system program in today's modern systems.

30

- 17 -

The polling scheme shown highlights the fact that it is up to the low level controlling loop, usually the operating system (OS) loop, to regain control and wait until receiving the exception (step 990),

5 the ISR performs the action to be taken upon reception of this interrupt event (step 992), control is returned to the application, which probably performs clean-up (step 995).

10 Although this is by no means a universal example of polling mechanism, it shows the underlying idea under the polling mechanism which is that a program waits for a status bit to show up in a variable or register.

Importantly, there are synchronization steps to take into
15 account: detect, handle (take action), acknowledge.

It may be noted that this example does not explain where the acknowledge of the interrupt should be placed:

- after the copy to the global variable, but then the action might never be executed, or
- 20 • at the end of the ISR but then the latency time is huge for the sender of the interrupt event, the IPCM.

The above polling example enables the advantage of the
25 interrupt driven call-back function mechanism for the ISR to be highlighted:

- The action (ISR) to be performed is attached to the event at initialization time: there will be no time wasted by the application during its run to
30 determine if and when the event should be handled (no detection overhead). This allows the operating

- 18 -

system not to waste time waiting on an event, and have differently architected tasks set.

- The acknowledge to the sender of the event can be performed with the minimum overhead inside the ISR, with knowledge that action is being taken and that no interrupt event has been dropped.
- Because no decision algorithm other than interrupt priority is involved, the control is returned to the application with the minimum overhead (jump to and return from). The ISR is narrowed down to only the action to be taken (or handling), which has a meaning for the application running at higher level.

It will be understood that the performance and cost gains of the virtual DMA scheme described above can be considered as follows. Since the virtual DMA scheme described above is a software algorithm for exception handling, it can be looked at from the performance and cost point of view. Performance is evaluated by the number of cycles that need to be spent by the system before control comes to the action upon the received event. The virtual DMA scheme described above proposes a highly efficient way to get to this point because the address of the function to jump to, that is the call-back ISR, is recorded in the call-back table at core initialization time. During application run time, the time is the minimum jump instruction that the hardware will need to perform.

Cost can be then evaluated as a consequence of the best performance achieved. The cost relates to the type of

- 19 -

application running on an architecture such as that of
FIG. 1: real-time digital signal processing oriented
tasks. A gain in the number of cycles spent in exception
handling enhances the ability of the entire system to
5 react to an event. This enables the software architecture
to better schedule and split its tasks, resulting in a
cycle gain at the system level. This cycle gain results
in a possibility to reduce the overall clock rate and/or
go to a power saving mode more quickly, which in turn
10 saves battery lifetime. Product performance
characteristics visible to the consumer may therefore be
increased.

In summary, therefore, it will be understood that the
15 method for virtual DMA described above provides a quick
response time from events, and provides synchronization
between two or more processors.

Claims

1. A method for virtual direct memory access (DMA) in a system having at least a first processor, a plurality of modules and memory, the method comprising:
5 providing virtual DMA channel means having prioritized virtual DMA channels;
providing interrupts from the virtual DMA channel means to the processor, the interrupts
10 providing synchronisation of the virtual DMA channels; and
providing callback function means, the callback function means being called by the interrupts to provide interrupt service routines to perform
15 virtual DMA accesses.
2. The method of claim 1, further comprising:
providing means for attaching a callback function to the callback function means; and
20 providing means for detaching a callback function from the callback function means.
3. The method of claim 2, wherein the means for attaching a callback function and the means for detaching
25 a callback function are arranged to operate during use of the system, whereby functioning of the callback function means may be changed during use of the system.
4. The method of any preceding claim, wherein the
30 interrupts are autovectorred.

- 21 -

5. The method of any one of claims 1-3, wherein the interrupts are vectored.
6. The method of any one of claims 1-3, wherein the
5 virtual DMA channels are connected directly to processor interrupt lines.
7. The method of any preceding claim, wherein the system further comprises a second processor, the first
10 processor being a digital signal processor arranged to handle a signal processing class of software and the second processor being a micro-controller unit arranged to handle a control and protocol class of software.
- 15 8. The method of claim 7, wherein the system is a wireless cellular telephone processing system.

- 22 -

9. An arrangement for virtual direct memory access (DMA) in a system having at least a first processor, a plurality of modules and memory, the arrangement comprising:

5 virtual DMA channel means providing prioritized virtual DMA channels and providing interrupts from the virtual DMA channel means to the processor, the interrupts providing synchronisation of the virtual DMA channels; and

10 callback function means arranged to be called by the interrupts to provide interrupt service routines to perform virtual DMA.

10. The arrangement of claim 9, further comprising:

15 means for attaching a callback function to the callback function means; and

 means for detaching a callback function from the callback function means.

20 11. The arrangement of claim 10, wherein the means for attaching a callback function and the means for detaching a callback function are arranged to operate during use of the system, whereby functioning of the callback function means may be changed during use of the system.

25

12. The arrangement of any one of claims 9-11, wherein the interrupts are autovectored.

30 13. The arrangement of any one of claims 9-11, wherein the interrupts are vectored.

- 23 -

14. The arrangement of any one of claims 9-11, wherein the virtual DMA channels are connected directly to processor interrupt lines.
- 5 15. The arrangement of any one of claims 9-11, wherein the system further comprises a second processor, the first processor being a digital signal processor arranged to handle a signal processing class of software and the second processor being a micro-controller unit arranged
10 to handle a control and protocol class of software.
16. The arrangement of claim 15, wherein the system is a wireless cellular telephone processing system.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9

INTERNATIONAL SEARCH REPORT

International Application No
PCT/EP 03/01881

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G06F13/12 G06F13/28

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	WO 01 96979 A (MOTOROLA INC) 20 December 2001 (2001-12-20) abstract page 3, line 8 - line 12 page 7, line 23 - line 32 page 8, line 19 - line 30 page 12, line 29 -page 13, line 17 page 21, line 1 - line 20 page 22, line 1 - line 5 page 24, line 5 -page 26, line 9 page 29, line 11 - line 14 page 30, line 29 -page 31, line 28 page 32, line 3 - line 5 page 33, line 4 - line 7 page 34, line 2 - line 3 page 45, line 6 - line 9 page 46, line 13 - line 22 figures 1-4,6 --- -/--	1-16

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

16 July 2003

Date of mailing of the international search report

29/07/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
 Fax: (+31-70) 340-3016

Authorized officer

Albert, J

INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 03/01881

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	EP 0 578 013 A (STRATUS COMPUTER INC) 12 January 1994 (1994-01-12) abstract page 4, line 2 - line 4 page 8, line 29 - line 32 page 17, line 31 - line 32 -----	1-16
A	US 6 260 081 B1 (MAGRO JAMES R ET AL) 10 July 2001 (2001-07-10) abstract figure 2 -----	1-16
A	EP 0 772 131 A (SUN MICROSYSTEMS INC) 7 May 1997 (1997-05-07) abstract -----	1-16

INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 03/01881

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
WO 0196979	A	20-12-2001	AU	6513801 A		24-12-2001
			EP	1301844 A2		16-04-2003
			WO	0196979 A2		20-12-2001
EP 0578013	A	12-01-1994	US	5475860 A		12-12-1995
			AT	164243 T		15-04-1998
			AU	4124993 A		23-12-1993
			CA	2098350 A1		16-12-1993
			DE	69317481 D1		23-04-1998
			DE	69317481 T2		19-11-1998
			EP	0578013 A1		12-01-1994
			JP	3280759 B2		13-05-2002
			JP	6161932 A		10-06-1994
US 6260081	B1	10-07-2001	DE	69903061 D1		24-10-2002
			DE	69903061 T2		05-06-2003
			EP	1131732 A1		12-09-2001
			JP	2002530778 T		17-09-2002
			WO	0031648 A1		02-06-2000
EP 0772131	A	07-05-1997	US	5875352 A		23-02-1999
			EP	0772131 A2		07-05-1997
			JP	9231161 A		05-09-1997