í

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 4:

G06F 13/12

(11) International Publication Number: WO 86/05293

A1 (43) International Publication Date:

12 September 1986 (12.09.86)

(21) International Application Number: PCT/US86/00333

(22) International Filing Date: 18 February 1986 (18.02.86)

(31) Priority Application Number: 707,112

(32) Priority Date: 28 February 1985 (28.02.85)

(33) Priority Country: US

(71) Applicant: BURROUGHS CORPORATION [US/US]; Burroughs Place, Detroit, MI 48232 (US).

(72) Inventor: BUGGERT, Jerrold, E.; 29682 Orinda, San Juan Capistrano, CA 92675 (US).


(74) Agent: PETERSON, Kevin, R.; Burroughs Corporation, Burroughs Place, Detroit, MI 48232 (US).

(81) Designated States: AT (European patent), BE (European patent), BR, CH (European patent), DE (European patent), FR (European patent), GB (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent).

Published

With international search report.

(54) Title: DUAL FUNCTION I/O CONTROLLER



(57) Abstract

An I/O controller functions to provide management of, control of, while functioning as two 'virtual' data link processors for at least two separate types of peripheral terminal units, thus enabling data transfers between a host computer and any selected one of the peripheral terminal units. A commonly shared logic interface, common to both virtual controllers, is selected for use by a Request-Program Array Logic unit which arbitrates the utilization of the common logic by one of two virtual controllers at any given time. A first and second status latch is provided in the common front end interface of the I/O controller whereby each status latch provides status signals to the main host computer system of the state of any one of two virtual controllers which share common interface to a host computer. At the particular time that the host is adressing one of the virtual controllers (for the purpose of initializing communications with that controller) via its status latch register, a path is provided to the I/O microprocessor in the controller such that microprocessor access to that status latch is temporarily inhibited in order to maintain stable status signals for the interrogating host computer.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party o the PCT on the front pages of pamphlets publishing international applications under the PCT.

AΤ	Austria	GA	Gabon	MR	Mauritania
ΑU	Australia	GB	United Kingdom	MW	Malawi ·
BB	Barbados	HU	Hungary	NL	Netherlands
BE	Belgium	IΤ	Italy	NO	Norway
BG	Bulgaria	JP	Japan	RO	Romania
BR	Brazil	KP	Democratic People's Republic	SD	Sudan
CF	Central African Republic		of Korea	SE	Sweden
CG	Congo	KR -	Republic of Korea	SN	Senegal
CH	Switzerland	LI '	Liechtenstein	SU	Soviet Union
CM	Cameroon	LK	Sri Lanka	TD	Chad
DE	Germany, Federal Republic of	LL	Luxembourg	TG	Togo
DK	Denmark	Μ¢	Мопасо	US	United States of America
FI	Finland	MG.	¹ Madagascar		
FR	France	ML	Mali		

í

WO 86/05293 PCT/US86/00333

- 1 -

DUAL FUNCTION I/O CONTROLLER

FIELD OF THE INVENTION

5

10

15

This disclosure relates to peripheral controllers which are used to transfer data and control signals from a main host processor system to remote peripherals and to provide the functions of an input-output controller for data transfer operations.

BACKGROUND OF THE INVENTION

It is one of the basic functions of a computer system to communicate with remote peripheral devices in order that data transfers and control signals may be interchanged in order to accomplish the purposes designed into the computer system or network.

In order to facilitate this data interchange, there have been developed peripheral controllers, also called I/O controllers or Data Link Processors (DLP's), which relieve the main host computer of many of its operating cycles for the purposes of seeing to it that

10

15

20

25

30

data exchanges between various remote peripheral devices and the main host computer system can be accomplished with minimal interruption to the main host computer system.

A series of specialized I/O controllers have been developed by the Burroughs Corporation for handling the specialized requirements of Burroughs computer systems and peripherals. These specialized peripheral controllers have been designated as "data link processors", or DLP's.

These specialized Burroughs data link processors have been specifically designed to handle the applicable protocols and the various data transfer requirements usable by Burroughs computer and Burroughs peripheral devices. Such types of data link processors have been described in such prior patents as:

U.S. Patent 4,313,162 entitled "I/O Subsystem Using Data Link Processors"; U.S. Patent 4,371,948 entitled "Train-Printer-Data Link Processor"; U.S. Patent 4,390,964 entitled "Input/Output Subsystem Using Card Reader Peripheral Controller".

These background patents are included herein by reference to furnish the background and functional operation of data link processors which are used to link a host computer and peripheral terminals.

These patents describe the unique features and operations of the Burroughs type of data link processors and provide specific details of operation of the data link processors in conjunction with Burroughs computer systems and networks. These prior patent applications describe the various types of possible operations and data transfer

10

15

20

25

control signals which are used in data link processors. Accordingly, these patent applications will provide an in depth background and explanation of the various hardware and intercooperating features which are used in data link processors.

As a matter of background, the Burroughs type of data link processors (I/O controllers, also formerly called line control processors) are designated as "status driven". This means that each condition of operation of a DLP (data link processor) is assigned a "status number" which indicates the condition of the DLP and what it is capable of doing in that condition. Thus, the host computer and also the DLP itself must keep cognizant of the "status number" of the DLP.

The "status" driven nature is shown in U.S.

Patent 4,390,964 at column 12 and Table O-SS. This patent is entitled "Input/Output Subsystem Using Card Reader Peripheral Controller" and is included by reference.

Another description of usage of the status count is described in U.S. Patent 4,162,520 in connection with FIGS. 7A, 7B, 7C, 7D, 7E-1, 7E-2. This patent is entitled "Intelligent Input/Output Interface Control Unit for Input-Output Subsystem" and is also included by reference.

The information as to the status count condition of each one of several DLPs in a system is important data for the host computer and other control elements in the system, especially where interface logic is shared by two or more DLPs.

10

15

20

. 25

30

The present invention is a data link processor which is compatible with Burroughs computer networks and systems but which has been specifically developed to handle two types of remote peripheral devices by means of one single data link processor. This data link processor is called the buffered printer-tape data link processor (PT-DLP) and is disclosed herein.

SUMMARY OF THE INVENTION

The present disclosure presents a combination of intercooperating hardware elements which interface the main host computer system on the one hand and provide for data transfers and communication to and from two different types of remote peripheral units. These peripheral units constitute a buffered-printer terminal unit and also a streamer tape peripheral unit which may be daisy chained to provide communication transfers between the host and four tape units.

Thus, the present system architecture permits the sharing of one host system interface between two peripheral interfaces by means of one particular unit designated as the printer-tape data link processor.

In the described data link processor, there are provided first and second "virtual" controllers, one for the printer peripheral and one for the series of tape peripherals. Both the virtual controllers must share a DLI front end interface to the host system (DLI = data link interface).

Since the shared common front end interface logic can only be utilized by only one virtual controller at one given time, there is provided an arbitration system

10

15

20

25

30

for selecting which virtual controller gets to utilize the shared interface logic.

Since these virtual controllers operate as "data link processors" which follow a prescribed set of routines identified by "status counts", the system provides two status registers to keep the host informed of the operating status capability of each controller. A request-programmable array logic unit (REQ-PAL) receives data to determine which virtual controller will utilize the shared interface logic at a given time.

Thus, if the host addresses the first virtual controller and also the first virtual controller requests service, the REQ-PAL will enable the shared logic to transmit an ID of the requesting controller to the host system. On the other hand, if the host addresses the first virtual controller, and the first controller is not requesting service but is "ready", then the shared interface logic is made available to convey a command from the host to the first virtual controller. The REQ-PAL is controlled by a microprocessor system acting as master to control slave subsystem which helps to execute data transfers.

A direct memory access (DMA) switch unit is provided with two control data channels to the tape control unit which are used to manage data transfers between the master microprocessor and the tape peripheral units.

When "control data" is being transferred from along one channel to a tape control unit and subsequently the actual "data" transfer cycle is concluded, then the tape control unit is automatically switched to connect to the other "control data" channel without the need for intervention by the master microprocessor system. This

10

15

20

25

is done to maintain more rapid data flow in both directions without having to burden the master microprocessor.

Thus, the architecture of the presently disclosed printer-tape data link processor provides for a very efficient and time saving method by which one particular I/O controller can regulate the data transfer flows between two types of peripheral terminal units (in particular a printer unit and up to four tape units) all the while permitting simultaneous data transfer operations from a buffer memory in both directions to and from the main host computer and to and from the peripheral units.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram showing how the printertape data link processor operates with a main host system in order to provide an interface to remote peripheral units;

FIG. 2 is a block diagram showing the main elements of the printer-tape data link processor with special reference to the data flow lines.

FIG. 3 shows a more detailed block diagram of the printer-tape data link processor indicating how the control lines of the microprocessor system links the data link interface front end to the peripheral terminal units;

FIG. 4 is an overall block diagram of the printer-tape data link processor;

FIG. 5 is a functional flow diagram which shows the basic operation of the printer interface state machine;

10

FIG. 6 is a functional flow diagram which shows the basic operation of the tape interface state machine;

FIG. 7 is a timing diagram of the Read cycle, Write cycle and DLI Access cycle of the microprocessor system and shows the DLI state machine controller access period interleaved with the microprocessor system access period for inserting or withdrawing data from the buffer memory of the data link processor.

FIG. 8 is a schematic diagram illustrating the automatic channel switching for control data utilization.

10

15

20

25

30

DESCRIPTION OF THE PREFERRED EMBODIMENT

As with other types of Burroughs data link processors, such as those described under the headline "Background of the Invention", the present data link processor is compatible with most computer systems which use the message level interface (MLI) for parallel transfer of data control signals and data between the main host system and the data link processor as was described in the earlier patent cases on data link processors. Thus, in FIG. 1, the distribution card 20 interfaces the host via the MLI, and interfaces the data link processor via the DLI.

The printer-tape data link processor (PTDLP), when seen from the viewpoint of the host computer system, will be seen by that system as a separate printer DLP and a separate streamer-tape DLP. Each of these two functional data link processors (which are here combined in one unit) have an address line (LCP address) and also a request line (LCP request) line just as if they were two separate data link processors. Thus, the functions and description of the present printer-tape data link processor will be presented descriptively in two sections which will be descriptive of the buffered printer section and another section which is descriptive of the streamer tape section.

All the hardware of the printer-tape data link processor is mounted on one logic board which interfaces to a data link interface backplane. There are front plane cables which connect to the peripheral adapter cards (PAC's) which are shown in FIGS. 1 and 4 as elements 305,

10

15

20

25

30

306 and 404. Thus, as seen, there is one PAC 404 used in the printer interface and there are two PACs (305, 306) which are used in the streamer tape interface unit.

The streamer tape interface unit will be seen on FIG. 2 as element 30 and it will allow direct connection to four magnetic tape streamer units such as developed by the Burroughs Corporation for magnetic tape peripheral units. This interface 30 does not require (and also does not permit) a tape control unit (TCU) in the path to the tape drive. The formatter and the control for the tape drive are contained within the tape drive.

As seen in FIG. 1 the tape drives can be daisy chained one to another such that up to four magnetic tape streamer units can be daisy chained using a single controller card and the two peripheral adapter cards 305 and 306 of FIG. 1. An interface cable is extended through a connector on each tape drive and the last tape drive in the chain uses a terminator connector.

The tape drive can operate at 25 or up to 100 inches per second under software control, with a rewind speed of 200 inches per second. Thus, this gives a data transfer rate of 40 or 160 kilobytes per second on the peripheral interface. Approximately 40 megabytes of data will fit on a 2400 foot 10½ inch tape reel when using 5,000 bytes for each record.

The tape format used is the ANSI standard X 3.39-1973 (PE) which is 1,600 bytes per inch, phase encoded (PE) with the standard inter-record gaps. This allows the same tapes to be written-on and read, on both the magnetic streamer unit tape drives and also the 75/125 inch per second phase encoded tape drive units.

10

15

20

25

30

The printer-tape data link processor is organized to provide a unique and selectable data link processor address for the tape interface.

The other interface is the printer interface 40 of the data link processor. The printer interface connects to a Burroughs high speed standard interface (HSSI) which is seen as element 40 in FIG. 2. This interface can be modified by the Burroughs printer interface protocol used in Burroughs systems. Only one printer unit, line printer 44, may be connected to the printer-tape data link processor through the single peripheral adapter card 404 of FIG. 1.

The data rate allowable to the printer interface is 31.25 kilobytes per second. The data rate from the printer interface can be 153.8 kilobytes per second on the Burroughs B 924 printers. On the Burroughs B 9246 printers, the data rate from the printer interface is 100 kilobytes per second.

As was previously mentioned in regard to the "tape" interface, the data link processor (DLP) also provides a uniquely selectable DLP address for the "printer" interface.

With reference to FIGS. 1, 2, 3 and 4, the following description will indicate the various functions of the hardware shown in these drawings and with special reference to FIG. 4.

The printer-tape data link processor consists of a microprocessor system 101 which controls three other state machines. The microprocessor system 101 also includes a DMA controller 101_d and microprocessor 101_m . The

15

20

25

30

controllers discussed herein are sometimes referred to as "state machines".

The three other state machine controllers involved are:

- (a) The DLI interface 201 (FIG. 4);
- (b) The printer interface state machine 401
 (FIG. 4);
- (c) The tape interface state machine 301 (FIG. 4).

10 A dual-port DLI buffer memory 108 (FIGS. 2, 4) of 8K bytes and the microprocessor local RAM memory (101_m, FIG. 2) of 4K bytes are used to buffer the data to and from the peripheral units.

Microprocessor System

The microprocessor system 101 shown in FIGS. 3 and 4 includes an interrupt controller (in 101), a DMA controller 101_d of FIG. 3, device selection logic (113, FIG. 4), a RAM (108 of FIGS. 3, 4) and an erasable PROM (EPROM) and a RAM which operates within block 101 of FIG. 4. All program storage is situated in the EPROM.

The microprocessor 101_m is an 8 megahertz 16-bit microprocessor of the type designated by Intel Corp. as the 8086. This processor unit is described in the handbook entitled "iAPX 86, 88 Users Manual", pages 1-2 through 2-72, copyright 1981, published by Intel Corp. of 3065 Bowers Avenue, Santa Clara, Ca. 95051.

The microprocessor system 101 provides for 64K bytes of addressing space in which there is provided a memory map which covers the following functions:

(a) 32 kilobytes of EPROM for interrupts and functional codes;

10

15

20

25

30

- (b) 8 kilobytes for the dual-port RAM (108);
- (c) 4 kilobytes for the memory-mapped I/O;
- (d) 4 kilobytes for local RAM memory (101_{mv});
- (e) 16 kilobytes of EPROM for reset and MTR (Maintenance Test Routines) code.

This local EPROM memory is split into two banks which are separately enabled by a signal called the "Bus High Enable" and by the AO address line.

Address decoding is done in two stages. The first stage is done by a programmed logic array designated FPLA. Devices which require a longer setup time for selection will use outputs from the first stage directly. These include the memory (in 101), the interrupt controller (in 101) and the DMA controller (101_d).

The control latches (110, FIGS. 3 and 4) and the status buffers such as 105 and 106 of FIG. 4 (which are accessed by the microprocessor 101) will use the outputs from the second stage which consists of three decoders (113, FIG. 4) which are enabled by the first stage.

The interrupt controller (in 101) is used in the edge-triggered mode in order to detect the DLI message designated DLIMESS (DLI Message) and also the signal DMAEND (direct-memory-access-end-of-transmission), in addition to the 500 microsecond timing signal. The interrupt controller (in 101) provides vector addresses for the microprocessor $101_{\rm m}$.

The clear/self test interrupt (70, FIG. 4) is tied to the non-maskable interrupt line of the microprocessor 101 (Intel 8086). The board self test/reset and the manual self test/reset are tied to the reset line of the

10

15

20

25

30

microprocessor 8086. The non-maskable interrupt and the reset interrupts will generate vectors internally within the 8086 and remove the interrupt controller (in 101) from the self test operations loop.

The DMA controller (101_d) is used to transfer data to and from the peripheral interfaces 30 and 40 (FIG. 3) and also the microprocessor local memory 101_{my} (FIG. 2). The DMA controller will also transfer data to and from the tape interface 30 and the dual port buffer memory 108 of FIGS. 3, 4.

One of the DMA channels will be dedicated to the printer interface. Then, two of the channels will be dedicated to the tape interface. The DMA controller 101_d, in the microprocessor system 101, has two "control data" channels to a DMA switch 101_s in FIG. 3 which are used to alternately switch "control data" to the tape interface 30.

A multiplexor (in 101_s, FIG. 3) is implemented in a programmed array logic unit which directs the request, the acknowledge, and the end-of-process signals to the appropriate channels. An "end of process" signal from the DMA controller (101_d), while servicing the tape interface, will cause a switch to the alternate tape "control" channel after the current acknowledge occurs.

A signal (OVRUN) produced from the DMASWITCH signal (of 101_s) in the programmed array logic will be used to indicate that the switch over has occurred before the microprocessor has had time to initialize the channel. Thus, the signal "UP.DSRST" is used to "reset" the internal OVRUN state when initializing the DMA channel, when this occurs.

15

20

25

Microprocessor System Clocks:

The clock for the microprocessor 101 is derived from the 8 megahertz DLI backplane clock (50, of FIG. 4) using a delay line and gating. The "ready" input to the microprocessor 101 (8086) is synchronized to a clock by a D flip-flop. The clock for the DMA controller 101_d uses the 8 megahertz backplane clock divided by two in order to yield a 4 megahertz clock for the DMA controller 101_d, FIG. 4.

10 DLI Interface:

The DLI interface (DLI Front End, FIG. 3) consists of the clear and the self test initiation logic 70, FIG. 4; the DLI send/receive registers (110); the burst counter 104, FIG. 4; the burst-end logic (103); the longitudinal parity word generator 111, FIG. 4; the vertical parity generator and routing (109); the request and emergency request logic (107) and the DLI/controller communication logic (in 201).

A 2K X 24 bit DLI state machine (201, FIG. 4), with parity, accepts condition signals from the microprocessor 101 and controls the data elements. The DLI state machine 201 (FIGS. 3, 4) also accepts status signals from and also provides control of portions of these elements. The specific types of control are as follows:

10

.15

20

25

Functions of DLI State Machine Controller

- (a) The clear and self test initialization logic (70 of FIG. 4) can detect when various types of clears and self tests are required. The signal LOCPAL detects the local address for either the printer or the tape data link processor and validates it with the signal ADRVLD (address valid) and the signal LOCAD (local address).
 - The comparison of the local address DIP switch to the "LOCAD" signals is synchronized by system 101 for the PS (printer select) and the TS (tape select) signals;
- (b) Generation of the clear and the self test signals, the resets, and the interrupts is performed by the signal "ADSTCL" (address, self test, clear PAL) or the programmed array logic. It also generates the signal "CONNECT" using the DLPADP (printer DLP address) and the signal DLPADT which is the tape DLP address signal;
- implemented by directional register latches (110 of FIG. 4). The output enable signal onto the DLI is generated by the "CONNECT" signal and by the IOSEND signal.

The latch enable from the DLI is controlled by the AF (asynchronous flag) signal. The clocking and enabling from the DLI front end is controlled by the DLI state machine 201, FIG. 4.

5

(d) The burst counter 104, FIG. 4, is implemented on a 20 X 8 PAL which is programmed as an 8 bit counter. It can be read and loaded by the master microprocessor 101_m, with the count enable generated by the DLI state machine 201;

10

TERM (terminate), the signal CO (carry out of the burst counter), and the signal STIOL (strobe I/O level) in order to provide a condition input to the DLI state machine 201, FIG. 4, to halt the burst mode;

15

(f) The longitudinal parity generator 111 of FIG. 4 is implemented in two program-array-logic units which are programmed to perform the longitudinal parity word accumulation. A data pipelining latch composed of two latches 111 is used to meet the timing requirements on the internal DLI data bus (200_b, FIG. 4). The microprocessor 101_m controls the clearing and examines the longitudinal parity word "zero" status (LPWZERO) which indicates whether or not the transmitted word is without error.

The DLI state machine 201 controls the

accumulation and reading of the LPW

20

25

30

generator 111. The pipelining latch-enable (connecting 201 to unit 111) is also controlled by the DLI state machine 201; (g) Vertical parity generation and routing is performed by two 9-bit parity generators (109, FIG. 4) in conjunction with quad 2 x 1 tri-state multiplexors. A bidirectional register/latch 111, FIG. 4, is used to send and receive the parity bit on the data link interface. Vertical parity is generated and written into the parity RAM (part of 108) when writing into the dual port RAM (108 of FIGS. 3, 4) from the microprocessor system 101. Vertical parity is checked when writing into the dual port RAM (108) from the DLI interface (FIG. 3) and the actual DLI parity is written into the parity RAM (of 108). Vertical parity is read from the parity RAM when reading onto the DLI data link interface. The timing of the memory-write cycle is met by using a tri-state buffer instead of using the tri-state capability of a bidirectional register latch. A flip-flop is used to store the parity checking result and is used to produce the signal VPERR (vertical parity error) status signal to the microprocessor

5

10

15

20

25

101_m;

- Request and Emergency Request logic is (h) implemented in a programmed array logic unit designated REQPAL (in 107). $microprocessor 101_{m}$ controls the setting of the printer request, the tape request and 5 the emergency tape request signals. signal REQPAL monitors the emergency request input to remove the printer request. also reset the tape request if the tape emergency request is not set. The DLI state 10 machine controller 201 controls the clearing of the REQPAL requests when they are granted to meet the DLI timing requirements; The DLI/microprocessor communication logic, (i) 15
 - within 201, is contained in a programmed array logic unit called the DLI/UP PAL. settable and clearable flags are provided. the flags are:
 - UPMESS microprocessor message to the (i) DLI;
 - DLIMESS DLI state machine message to. (ii) the microprocessor 101.

The DLI state machine parity error flip-flop is also implemented in the DLI/UP PAL. microprocessor 101_m issues DLI operations (DOPS) to the DLI state machine 201 and sets a flag (UPMESS), which is fed into the state machine condition logic. The DLI state machine then carries out the operation.

20

25

The DLI state machine controller 201, then, can carry out the following operations: Send strobe Read data (one word) 5 Write data (one word) Read burst Write burst Wait for connect to host Wait for disconnect from host Wait for AF signal (AF signal means 10 handshake signal with host - so the controller 201 can wait for AF in order to tell the microprocessor 101_{m} when the host is ready) Send LPW (Longitudinal Parity Word) 15 Read host pointer Move LPW to the RAM Load the Send Register Move Receive Register to the RAM Load LPW from the RAM 20 No operation Upon completing the given operation, the DLI state machine controller 201 will set the signal DLIMESS, which will provide an "interrupt" to the microprocessor $101_{\rm m}$. 25 After the initial DLIMESS interrupt signal, the line DLIMESS will act as a "status input" to the microprocessor $101_{\rm m}$ instead of the interrupt occurring constantly while

connected to the host system 10.

10

15

20

25

30

The DLI state machine controller 201 is implemented using three 2K X 8 registers in the PROM for the control store and pipelined register. The condition logic in 201 is implemented in a program logic array, FPLA, and the condition latch is provided in two latch units.

The inputs to the condition logic of DLI state machine 201 (FIG. 4) are also available to the microprocessor $101_{\rm m}$ as status inputs. A 3-bit microcode field is provided for condition selection. Another 3-bit field is provided for the unique next address selection of the DLI state machine 201 within any operation.

Four bits of the control store address in 201 are provided by the DOP (DLI operations). This gives the addressing environment for an operation. Three bits of the address are provided by the unique next address field. Four bits of the address are provided by the condition code inputs.

Parity checking of the control store (in 201) is done during the DLP operation by three 9-bit parity generators. The parity error indication is held in the programmable array logic designated DLI/UP PAL (201, FIG. 4).

The dual function I/O controller described herein provides a system whereby one controller services a host computer so that the host computer can communicate with two separate virtual controllers (located on one printed circuit board and which share certain common logic circuitry) to effectuate data transfers.

10

15

20

25

To maximize efficiency and to avoid the wastage of host interface components, the host computer must be informed of the status of the addressed virtual controller before trying to execute data transfer operations. Problems can arise in that the status of both virtual controllers must be available for interrogation by the host computer.

Since the host computer may be physically connected to only one controller at a given time, then a conventional controller's host interface logic is "idle" while the host is connected to other controllers on the data link interface (DLI).

This problem of possible interrogation of status of either virtual controller by host is solved by the provision of first and second status latch registers which carry information on the status of the first and second virtual controllers. Thus, the host will always have valid status information presented to it by the virtual controller which the host is currently addressing.

The relationship of a host computer trying to communicate to/from two peripherals through one I/O controller having two virtual controllers functioning within it also presents other problems. These are;

A. When either or both of the virtual controllers make a request for service from the host computer, then it is necessary to arbitrate and resolve the use of the commonly shared front end interface logic (110 of FIG. 3).

WO 86/05293 PCT/US86/00333

- 19B -

B. The control of the interface logic hardware (DLI latches 110) must be done based on the controller currently requesting service and the controller currently addressed by the host computer.

5

C. During the time that the host is interrogating the status of each controller, there must be a "temporary maintenance" of the status signal in the respective status latches so that the status signal will provide one certain reading and not flip between two different conditions while being read.

10

The presently described dual function I/O controller system is made to handle and resolve these aforementioned problems.

20

15

The arbitration of which virtual controller shall receive the attention of the host computer is resolved by a "Request Programmable Array Logic Unit" which bases its resolution on data showing which virtual controller is the "requesting" controller and which controller is the "non-requesting" controller, plus additional data which indicates which virtual controller is being currently addressed by the host computer.

25

From this input information the "Request PAL" will select which controller will get to use the commonly shared front end interface logic (DLI latches 110, FIG. 3).

30

In order to maintain "stability" of data input to the host computer while the host computer is

10

15

20

25

interrogating certain status latches (status latch 106 for the printer-virtual controller, and status latch 105 for the tape unit-virtual controller), the microprocessor system will inhibit the microprocessor (101, FIG. 3) from "writing into" one of the latches 105 or 106 when the host is addressing that latch.

Referring to FIG. 3, the dual function I/O controller will be seen to incorporate "two" data link processors (DLPs) which share the DLI front end interface, all operating within "one" controller. The controller accomplishes this by the use of two protocol status latches, designated as 106 and 105, which are addressed from the host system 10 in order to return to the host the current DLI interface state of the addressed data link processor. As seen in FIG. 3, the I/O controller constitutes a data link processor in the one case for a plurality of tape units working through tape interface 30, and in the other case constitutes a data link processor for the printer peripheral unit through the printer interface 40.

Due to the nature of the data link interface (DLI), the host 10 can only address "one" data link processor in the DLI interface at any one point in time. This DLI interface characteristic allows the interface logic in the DLI front end interface (110, FIG. 3) to be commonly shared.

The writing of the printer status latch 106 and the tape status latch 105 can be conditionally done by the microprocessor 101, such that the latches 106 and 105

10

15

20

25

may or may not be written into, while the host is addressing that respective DLP.

This conditional writing of the status latches 106 or 105 satisfies a requirement on the DLI interface that certain state transitions can only occur while the host is "not addressing" the data link processor for which the status signal is presently being written.

The system will operate such that when the host computer addresses a virtual controller via the shared DLI interface, then the microprocessor 101 is inhibited from changing the status signal in the status latch register involved.

A status signal is returned to the microprocessor 101 (returned by the latch to the microprocessor) to indicate the result of the "conditional write".

An "unconditional write" to the printer and tape status latches is also provided to fulfill other requirements of the DLI interface.

As also will be seen in FIG. 3 the microprocessor system 101 potentially could be connected to a data comm interface and also a disk interface. Thus likewise, the dual functionality of the I/O controller may be used to alternately control the transfer of data to and from the data comm interface or the storage module device (disk) interface on an alternate basis through the dual functionality of the I/O controller.

Support of more than two types of peripheral interfaces would entail adding an additional status latch for each additional virtual controller (with associated

10

15

20

25

30

control circuitry) to permit sharing of the DLI interface logic.

Referring to FIG. 3, there is seen in the block "DLI Front End Interface" 500 the "shared logic" which is common to the two virtual controllers (printer-controller and tape-controller).

The host 10 will provide an address (for the printer or tape controller) via the Request PAL 107 after the microprocessor 101 has sent a request on line 22r to the Request PAL 107.

Thus, the shared logic (DLI latch 110) will have data identifying the "Requesting Controller" and the "Non-Requesting Controller". When the "requesting controller" is the controller which the host is addressing, ID (identification) information will be sent to the host (10) from DLI latches (110). When the "non-requesting controller" is the controller which the host is addressing, the DLI latches (110) are made available to receive command information from the host 10.

The host 10 will address (via 10_a) the requesting controller's status latch, for example, printer latch 106, to get status information.

From the data of which the host is addressing and the data of which the virtual controller is requesting, the Request PAL 107 will arbitrate the situation and control the direction of data transfer to or from the host.

In FIG. 3 the line $22_{\rm C}$ is used by microprocessor 101 to write status signals into the status latches 105 and 106.

10

15

20

25

30

The microprocessor 101 will send either a Printer-Request (or Tape Request) to the Request-PAL 107 over line 22r to indicate the "Requesting Controller".

The Request PAL 107 receives addresses from the host computer and maintains the data of which controller is requesting in order to determine whether the host will receive ID information from the requesting controller or send commands to the non-requesting controller via the shared DLI latches 110.

The latches 105 and 106 have output lines to microprocessor 101 to indicate whether they have or have not accepted a status signal from the microprocessor, since if the host 10 addresses a status latch, then that particular latch may not accept a new status signal from the microprocessor at that time.

Line 22r from the microprocessor 101 to REQ-PAL 107 is used to indicate which virtual controller is requesting service from host.

In substance, the major activity in arbitrating which virtual controller (printer or tape) will be utilized can be summarized as follows:

- 1. The host 10 addresses one of the status latch registers (105 or 106, FIGS. 3, 4).
- 2. The microprocessor 101 then receives information (from the addressed status latch 105 or 106) as to which controller (printer or tape) has been addressed.
- 3. Microprocessor 101 also receives data from the addressed status latch (105 or 106) as to the "state" of the chosen controller.

This state signal to microprocessor 101 permits a decision to be made by the microprocessor system 101 as to what direction data transfer will occur, what type of data will be transferred, and what the new status will be placed in 105, 106 by the microprocessor 101. The microprocessor 101 controls the REQ-PAL 107 via line 22r of FIG. 3. The host 10 then provides a command to the chosen controller to transfer data.

10

5

- 4.
- This command is executed by the 5. microprocessor 101.
- The REQ-PAL 107 generates a request for 6. service to be done by the host 10.

7.

The microprocessor 101 then places ID identification data into the shared logic DLI latches 110 to thus identify the "requesting" controller.

20

15

The microprocessor 101 then commands the 8. REQ-PAL 107 to enable the appropriate direction of data transfer as between the host 10 and the chosen controller.

25

- The microprocessor 101 then sends a signal 9. to change the state of the previously addressed status latch (105 or 106).
- The microprocessor 101 then causes the 10. REQ-PAL 107 to make a request to host 10 for service for the chosen DLP.

10

15

- 11. The host 10 then addresses the chosen controller (DLP for printer or tape).
- 12. The system then returns to step (2) above wherein microprocessor 101 receives data from the status latch (105 or 106). The routine then continues on to steps 3, 4, 5, etc.

It may be noted that the host may arbitrarily interleave the addressing of either virtual controller within the constraints of the DLI protocol.

Printer Interface

The printer interface consists of data send and data receive latches (403 of FIG. 4), parity generation and checking circuitry (not shown), a printer state machine controller 401 for interface control, and peripheral buffers (in 404) and loop back buffers (in 404).

10

15

25

30

The printer send/receive latches 403 are implemented by latching and enabling signals which are controlled by the printer interface state machine controller 401 (FIG. 4). Requests for data are made by the microprocessor system 101 (microprocessor 101_m or the DMA controller 101_d therein), together with the PUDAPSEL (printer-microprocessor data selection line).

The printer parity generation and checking is done by a 9-bit parity generator. Selection of the source of the inputs and the destination of the outputs is done by the printer state machine controller 401. The printer parity error is held in the printer program array logic in 401 (PRTPAL) and is used as a status indication to the microprocessor 101_m.

The printer interface state machine controller 401 is implemented by the array logic of the PRTPAL. It performs functional transitions which are shown as a flow chart in FIG. 5.

Tape Interface

The tape interface (30 of FIG. 2) consists of send/receive latches, read and write parity generation, command registers, status buffers, and a tape state machine controller 301 (FIG. 4) to control the interface, peripheral buffers, and loop back buffers.

The send/receive latches 302 are implemented by four bidirectional latch/registers which provide one 16-bit word of data latch. The tape state machine controller 301 controls the loading and the enabling of the two 8-bit halves of the data latch to multiplex or demultiplex the data.

10

15

20

25

30

The read and write parity generation for tape transfers is performed by two 9-bit parity generators. Parity is generated on the "write" data path and checked on the "read" data path. When writing data to the tape, the read-after-write head returns the data which was written and the drive validates it with a strobe signal IRSTR (inverted read strobe).

The parity error indication is caught and held in the tape programmed array logic 304 (TAPPAL). The drive also produces a hard error signal (IHER) and also a corrected error signal (ICER) to indicate that the drive has detected parity errors from the tape. These signals are also caught and held by the tape programmed array logic, TAPPAL.

Command registers are implemented with two registers in the tape interface 30. Command signals, address signals and strobe signals (IGO) are written in parallel onto these registers.

Status buffers return information on the currently addressed tape drive unit to the microprocessor 101_m. The following signals: IHER (hard error); ICER (corrected error); the IFMA (file mark detected); the IEOT (end of tape); and the TPARERR (tape parity error) are pulses from the tape drive which are caught and held for access by the microprocessor 101 by means of the TAPPAL. The TAPPAL 304 provides an error strobe signal as a tape data trap. It detects an error and holds the error signal until the end of the data transfer cycle at which time it informs 101_m. The other status signals are provided directly from the addressed tape drive.

10

. 15

20

25

The tape interface state machine controller 301 is implemented in the programmed array logic 304 (TAPPAL) which is programmed to catch pulses and to sequence through several states. It controls the multiplexing and the demultiplexing of the two 8-bit halves of the data latches and the request/acknowledge handshake signal with the DMA controller, 101_d, FIG. 4.

The tape interface state machine controller 301 will be seen to perform the functions which are flow charted in FIG. 6.

The tape peripheral buffers are on the two peripheral adapter cards 305 and 306 shown in FIG. 3 and in the interfaces 30 and 40 of FIG. 2. There are loop back buffers on the peripheral adapter cards to allow testing of the data and the control paths to the peripheral adapter cards, PAC 305, 306.

The signal M.TAPDAT is used to control the loop back paths in 305 and 306. When the maintenance program is enabled, the buffers to and from the peripherals are disabled and the path (in 302) between the read and the write paths is enabled. This allows the testing of the control and data paths between the main logic cards of the printer-tape DLP and the PAC's 305, 306, 404. Dual Port Memory

The DLI buffer memory 108 (of FIGS. 2, 4) is a two port memory allowing access from the DLI state machine 201, and the master microprocessor system 101 which includes the microprocessor $101_{\rm m}$ and the DMA controller, $101_{\rm d}$.

10

15

20

25

30

The address path for the DLI state machine 201 is from a counter implemented in two program array logic units. This counter is initialized by the microprocessor $101_{\rm m}$. The address path for the microprocessor system is through two buffers (address buffer 102, FIG. 4).

The "DLI data path" and the "microprocessor system data path" are separated by data latches. These data paths are shown in FIG. 2 as $22_{
m d}$ and $22_{
m m}$.

The control of the dual port memory (108 of FIGS. 2, 3, 4) is done by the dual port program array logic (shown as element 203 in FIGS. 3 and 4). It is programmed to do a "look ahead" of the request requirements of the DLI state machine controller 201 and the microprocessor system 101. It provides the data and address path "enabling", the RAM chip select, the RAM write enable and the microprocessor system "ready" signal. It also uses the signal AF (asynchronous flag) and the BURST signals to do a clock by clock (FIG. 7) interleaving of the DLI 201 and the microprocessor 101 memory requests during the burst mode.

Self -Test Operations

The printer-tape data link processor (PT-DLP) has been designed to support the "self-test" function with three methods of initiation and two methods of reporting functionality of the data link processor.

The data link processor will begin its self-test function upon receipt of any of three clear signals:

(a) foreplane clear which is generated by a pushbutton switch that is local to the main logic card;

11

10

15

20

25

30

- (b) a power-up clear;
- from the test bus on the DLI backplane.

 These two types consist of either being addressed and cleared while in the local mode, or by being generally addressed by the PT-DLP local general address and the complete self-test initiation signal being "true".

 The SWITCH lines are used to select between testing either (i) the printer portion;

 (ii) the tape portion; or (iii) a complete test of the printer-tape data link processor.

 The foreplane clear and the power-up clear both initiate a complete self-test of the printer-tape data link processor.

After initiation of the self-test of the data link processor portion being tested, this will disable its peripheral and DLI interfaces until such time as the data link processor passes its own self-test. A status of "zero" together with the signal LCPCON/O will be presented to the backplane whenever the addressed data link processor is executing or has failed to execute its self-test, or, in the case of a detectable on-line failure, such as a PROM parity error or a microcode sequencing error.

On the foreplane, four red light-emitting diodes (LED's) will also indicate the status of the test. When any of these LED's are "on", the data link processor is either in the process of self-testing, or has failed the self-test, or has detected an on-line failure.

10

15

20

25

30

The "top" LED displays the status of the self-test in relationship to the main logic card; the next one shows the status of the self-test with respect to the printer interface and its peripheral adapter card (PAC 404); the next LED light shows the status of the self-test with respect to the tape interface and the tape peripheral adapter card board #1 (305); and the fourth light shows the status of the self-test with respect to the tape interface and peripheral adapter card board #2 (306).

If a LED light is left on after the specified time for execution of the self-test, it indicates which card failed first. If the top LED light is "on" past the specified time for the test, it indicates that the peripheral adapter card (PAC) was not tested but that the main logic card has failed its self-test.

The scope of the self-test is a test of the main logic board hardware which affects the addressed device and the confirmation of the data paths to and from the peripheral adapter cards.

Drivers and receivers of the peripheral units (34, 44, FIG. 1) and the DLI interface (FIG. 3) are untestable by the self-test function and they require a stand-alone or a peripheral test driver test.

The length of the self-test for the printer section of the data link processor can be set not to exceed a predetermined number of seconds. Likewise, the length of the self-test for the tape section of the data link processor can be set so that it shall not exceed another set value of a predetermined number of seconds.

Likewise, the length of the self-test for the complete data link processor (including both printer section and tape section) shall not exceed another predetermined set number of seconds.

5

Referring to FIG. 3, there is seen the dual port RAM control 203 which is controlled by the microprocessor system 101; and the data link interface controller 201 in conjunction with the DLI-DMA (direct memory access unit 103, 104, also in FIG. 4).

10

The dual port RAM control 203 is used to control the RAM buffer 108 of FIG. 3.

"control" lines, FIG. 3 also shows data buses where data can be transferred from the host 10 through the DLI latches 110 over through the DLI data bus 22_d and into the RAM buffer 108. Here the data may be processed via bus 22_m through the microprocessor system 101 and transferred either to the tape interface 30 or the printer interface 40, for later transfer to the peripheral.

20

15

Likewise, the data from either the printer peripheral unit 44 or the tape peripheral unit 34 may be transferred through the interfaces 40 and/or 30 on to the microprocessor system 101 and hence through the buffer RAM 108 and over through the DLI data bus 22_d to the host 10.

25

30

The buffer RAM 108 may be considered a "dual port" RAM for the purpose of storing temporarily the data which is either travelling from a peripheral unit to the host system ("Read") or for data which is travelling from the host system to a selected peripheral unit ("Write"). Thus, data flow through the RAM buffer 108 is concurrent and simultaneous in either direction. This is accomplished through an "interleaving" process cycle.

10

15

20

25

Referring to FIG. 7, there is shown a series of timing diagrams which show the clocking signals used for data transfer in the "Read" direction and for data transfers in the "Write" direction. The "Read" direction means that data is being transferred from a peripheral terminal unit to the buffer memory 108 for later transfer over to the main host system. The "Write" direction means that data is being transferred from the main host system to the buffer memory 108 for later transfer to a selected peripheral terminal unit.

In FIG. 7 it will be seen that by the end of the clock 1 time, the dual-port RAM 108 will have the necessary access information to permit an interleaving of data to occur at the clock 2 time or the clock 3 time.

In the Read cycle of FIG. 7, the first line shows the clocking signal. The second line designated ALE is the signal which indicates the microprocessor address latch enable.

The third line designated M/IO is the signal which indicates whether microprocessor $101_{\rm m}$ is selecting memory space or I/O space.

The fourth line designated AD015 indicates the relationship between the valid address signal and the actual valid data signal which is separated by 1 clock. It shows the use of the bus for address information and the time period available for data transfer.

The fifth line shows the signal $\overline{\text{RD}}$. This signal indicates when the read data can be transferred into or out of the RAM 108.

10

15

20

25

30

The sixth line which is labeled with DT/\overline{R} indicates the Data Transmit/Receive condition which indicates the direction of data flow.

In the second portion of FIG. 7 there is seen the "Write" cycle. As before, the clock signal, the ALE signal, the M/IO signal, the address signal and the DT/\overline{R} signal are the same except for line 5 where we have a \overline{WR} or Write signal instead of a Read signal.

In the Write cycle it will be seen that immediately after the address is provided, the data for the Write direction can be transferred out to the peripheral adapter units:

It will also be noticed that, in the Read cycle, there is a 20 nanosecond set-up time for the read-data and a 10 nanosecond hold time for the read-data.

In the Write cycle there is a 60 nanosecond delay after the address data in order for the write data to be transferred. The write data has a 10 nanosecond delay which permits clearance of data from the buffer register in the RAM 108.

The third (lowest) portion of FIG. 7 shows the DLI access clock with a sequence of clock cycles numbered 1, 2, 3, 4, 5, etc. Here, during the first clock cycle, the DLI state machine 201 has access to the buffer memory 108 (for either transferring data out or transferring data in).

The next clock cycle (cycle 2) then provides the second time period for the microprocessor $101_{\rm m}$ to gain access to buffer 108 (for either transferring data in or transferring data out). Then access periods alternate between availability for the DLI controller 201 and the master microprocessor $101_{\rm m}$.

10

15

20

25

Thus, it is possible to have "Read" data moving from a peripheral unit to the main host system concurrently and at the same time that "Write" data is moving from the main host system to a peripheral unit through the same RAM buffer 108 even though various registers of this RAM buffer are used.

With reference to FIG. 8, there is shown schematically how multiplexor $101_{\rm m}$ is used to switch between channel 1 and channel 2 for control data operations. A toggle $101_{\rm t}$ controls the channel switching in the multiplexor $101_{\rm m}$.

At the end of the transfer of a data block, the End-of-Block signal from DMA controller $101_{
m d}$ causes toggle $101_{
m t}$ to change state. This switches the tape DMA control signals (from 101 and 30 of FIG. 3) from channel 1 to channel 2, and vice versa using multiplexor $101_{
m m}$.

The overrun detection circuitry 101_r will detect an "error" condition wherein the "other channel being switched to" has not yet been initialized by microprocessor 101. In this event, the non-initialized condition would cause invalid data to be transferred to the peripheral tape

There has thus been described a peripheral controller where a master microprocessor commands and coordinates the operation of a DLI (data link interface) slave controller, a tape interface slave controller, and a printer interface slave controller which permits a buffer memory in the DLI interface front end to intake and to output data-being-transferred concurrently in either direction (host to peripheral or peripheral to host) in an interleaving cycle

process. Further the master microprocessor controls a DMA switch unit which permits alternate control data channels to manage data transfers to/from the tape peripheral units by causing a control channel switchover each time after a block of data is transferred to/from a tape unit. In particular for this embodiment, a shared common front end interface logic is utilized by two virtual controllers according to arbitration factors determined by a Request-Programmable Array Logic.

10

5

While other possible embodiments may also be used to effectuate the features described herein, the invention should be understood to encompass the system described in the following claims:

What is claimed is:

- 1. A dual function I/O controller for managing data communications between a host computer and two or more peripheral units, said controller comprising:
 - (a) a first virtual data link processor (DLP) for managing data transfers to/from a printer peripheral unit;
 - (b) a second virtual data link processor (DLP) for managing data transfers to/from a plurality of tape peripheral units;
 - (c) a shared common logic interface unit for interfacing said host computer to said first and second data link processor;
 - (d) arbitration means for selecting the usage of said shared common logic unit by said first or second data link processor for executing data transfer operations between said host computer and a selected printer or tape peripheral unit;
 - (e) a microprocessor system for executing data transfers between said shared common logic interface unit, and said printer peripheral unit or one of said tape peripheral units.

5

10

15

PCT/US86/00333

- 2. The controller of claim 1, wherein said arbitration means includes:
 - (a) a data link interface (DLI) latch unit connected to receive data from a DLI control state machine and from a Request-Programmable Array Logic unit (REQ-PAL) and with bidirectional connections to said host computer, said DLI latch unit receiving signal data to identify which virtual data link processor is requesting service;
 - (b) said microprocessor system functioning to send identification data of the requesting first or second DLP to said DLI latch unit;
 - (c) a REQ-PAL (Request-Programmable Array Logic unit) for receiving address data from said host computer, which specifies a particular peripheral unit, said REQ-PAL including:
 - (c1) means to determine whether said first or second DLP will utilize the said shared logic interface unit;
 - (d) said DLI control state machine connected to said microprocessor system and said DLI latch unit and including:
 - (d1) means to execute data transfers between said DLI latch unit and said host computer upon instructions from said microprocessor system.

10

5

15

20

- 3. The controller of claim 2 which includes:
 - (a) a first printer peripheral interface unit for interfacing a printer peripheral to said microprocessor system;
 - (b) a second tape peripheral interface unit for interfacing a plurality of tape peripherals to said microprocessor system;
 - (c) and wherein said microprocessor system
 executes data transfers between said shared
 common logic interface unit and said first
 printer peripheral interface unit or said
 second tape peripheral interface unit.
- 4. The controller of claim 3 which includes:
 - (a) a first status latch register to carry a code signal from said microprocessor system indicating the status of said first virtual DLP;
 - (b) a second status latch register to carry a code signal from said microprocessor system indicating the status of said second virtual DLP;
 - (c) means in said first and second status latch registers to signal said microprocessor system that a status code signal has been entered in said latch register or has not been entered.
 - (d) means for enabling said host computer to address said first or second latch register and to receive status data in return.

5

5

10

PCT/US86/00333

5

5

- 5. The controller of claim 4 which includes:
 - (a) means to inhibit said microprocessor from entering status code signals into said status latch register when said host computer is addressing a status latch register.
- 6. The controller of claim 5, wherein said microprocessor system includes:
 - (a) means to control said DLI controller state machine and said REQ-PAL;
 - (b) a RAM buffer memory connected to said first and second peripheral interface units and to said shared common interface units for temporarily holding data being transferred between said host and said peripheral interface unit.

- 7. A dual function I/O controller system, having first and second virtual controllers functioning within it, for managing data transfers between a host computer and at least two different peripheral units, said I/O controller comprising:
 - (a) a shared data link front end interface means shared by said virtual controllers and providing a data path between said host computer and a master microprocessor means, and for controlling data transfers between said host computer and said master microprocessor means, said data link front end interface means including:
 - (a1) a DLI slave controller for controlling data transfers between said host computer and said data link front end interface means, said DLI slave controller operating under command of said master microprocessor means;
 - (b) said master microprocessor means for controlling data transfers between said data link front end interface means and a first and second peripheral interface means, said master microprocessor means including:
 - (b1) a DMA (direct memory access) controller for executing data transfer operations in response to a data transfer request from said first peripheral interface means and/or said second peripheral interface means;

5

15

20

25

said first peripheral interface means connected to a first type of peripheral unit; said second peripheral interface means (d) connected to a second type of peripheral unit; 35 (e) and wherein said first and said second peripheral interface means includes: (el) means to generate a request signal to said master microprocessor means and said DMA controller for initiation of 40 a data transfer operation; means for selecting whether said first or (f) second virtual controller will be enabled to utilize said shared data link front end interface means; 45 said first virtual controller operating to control data transfers to/from said first peripheral interface means; said second virtual controller operating to (h) 50 control data transfers to/from said second peripheral interface means.

- 8. The I/O controller of claim 7, wherein said means for selecting includes:
 - (a) a first and second status latch register for holding coded signals, from said master microprocessor means, to indicate the operating condition status of said first and second virtual controllers, each of said status latch registers being addressable by said host computer;
 - (b) A DLI logic latch unit for receiving address data from said DLI slave controller to identify a virtual controller requesting service of said host computer;
 - (c) a REQ-PAL (requesting-programmed array logic) unit for receiving address data from said host computer which identifies said first or second peripheral interface unit, and including:
 - (c1) means to control said DLI logic latch unit to select said first or second virtual controller for utilization of said DLI logic latch unit.


10

5


15


- 9. The I/O controller of claim 8, wherein each of said first and second status latch registers includes:
 - (a) means to signal said master microprocessor means when it has accepted a new status value signal from said master microprocessor means;
 - (b) means to inhibit said master microprocessor means from changing the value of the status signal during the time that either said first or second status latch registers is being addressed by said host computer.

1/10





F[G]






PCT/US86/00333







DREQ = DATA REQUEST

PREQ = PRINTER REQUEST

DST = DATA STROBE

PST = PRINTER STROBE

PDREQ = PRINTER-DATA REQ.

PEOD = PRINTER-END OF DATA

PDACK = PRINTER-DATA ACKn.

PPARERR = PRINTER-PARITY ERROR




FIG.6A.

8/10

WSTR = WRITE STROBE

TEOD = TAPE-END OF DATA

WLASTWD = WRITE-LAST WORD

TEOB = TAPE-END OF BLOCK

TREQ = TAPE REQUEST

RSTR = READ STROBE

UPDAT = MICRO PROCESSOR DATA

IDBY = DATA-BUSY

ODD X FR = ODD BYTE-TRANSFER

FIG.7A.

CLK = CLOCK

ALE = ADDRESS LATCH ENABLE

M/IO = MEMORY or I/O SELECT

ADØ15 = ADDRESS LINES 0-15


RD = READ


 $DT/\overline{R} = DATA \begin{cases} TRANSMIT \\ RECEIVE \end{cases}$

NOTE:

DUAL PORT RAM WILL HAVE NECESSARY ACCESS INFORMATION BY END OF CLOCK ONE (1), ALLOWING INTERLEAVED ACCESS IN EITHER CLOCK TWO (2) OR CLOCK THREE (3).

- 1) 20 NS SETUP
- (2) 10 NS HOLD
- 3 60 NS DELAY
- (4) 10 NS DELAY





, ,

INTERNATIONAL SEARCH REPORT

International Application NoPCT/US 86/00333

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ⁶							
According to International Patent Classification (IPC) or to both National Classification and IPC							
IPC4:	G 06	F 13/12					
IL EISLD	S SEADCE	15D					
II. FIELDS SEARCHED Minimum Documentation Searched 7							
Classification System Classification Symbols							
IPC ⁴		G 06 F 13/12; G 0	06 F 13/42; G 06 F 1	3/38			
Documentation Searched other than Minimum Documentation to the Extent that such Documents are included in the Fields Searched *							
III. DOCUMENTS CONSIDERED TO BE RELEVANT							
Category *	Citat	ion of Document, 11 with Indication, where app	propriate, of the relevant passages 12	Relevant to Claim No. 13			
Y	9- 1:	, 3573852 (WATSON) 6 A ee column 1, lines 6533; column 17, lines ines 1-42,72-75; colum igures 2,10,11	-75; column 4, lines 38-75; column 18,				
A				3,7 ·			
Y	US, A, 3337854 (CRAY) 22 August 1967, see column 1, lines 26-30; column 2, lines 22-31; column 3, lines 34-62; column 6, lines 39-75; column 7, lines 1-14; figures 1,4			1			
A				7			
Y	Lo E: An se 1 2 6 70	ter, volume 12, no. 6, ong Beach, (US) 1 Ayat: "Special feature integrated I/o procee page 68, column 1, 1; page 70, column 1, 1, 1 ines 1-22; figure 4; page 75, column 1, 16, column 1, lines 1-6-8; figure 8	re the intel 8089: essor", pages 67-78, lines 3-20; figure lines 13-27; column 4; page 71, figure lines 32-51; page 5; column 2, lines	1/.			
"T" later document published after the international filling date or priority date and not in conflict with the application but considered to be of particular relevance "E" earlier document but published on or after the international filling date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filling date but later than the priority date claimed IV. CERTIFICATION Date of the Actual Completion of the International Search Date of Mailing of this International Search Report 16th April 1986							
International Searching Authority Signature of Authorized Officer							
EUROPEAN PATENT OFFICE M.A.J.G. VANMOL							

A E	Citation of Document, with indication, where appropriate of the relevant passages 2P, A2, 0121364 (SHETH) 10 October 1984, see page 1, lines 3-8; page 4, lines 11- 28; page 5, lines 1-15; page 7, lines 30- 32; page 9, lines 2-8; page 10, lines 9- 14; page 11, lines 5-11; page 13, lines 8-20; page 14, lines 23-30; page 17, line 14-19; page 19, lines 27-32; page 20, lines 1-2; page 21, lines 1-3; figures 1,2,4 2P, A3, 0080890 (HARRIS) 8 June 1983, see page 7, lines 19-29; page 10, lines 29-32; page 11, lines 7-35; page 14, lines 5-10; page 53, lines 5-28; figures 1A,2,7,8,9 2S, A, 4162520 (COOK) 24 July 1979, see column 17, lines 53-68; column 18, lines 1-7,55-68; column 19, lines 1-63; figures 1A-1E	·
A E	see page 1, lines 3-8; page 4, lines 11-28; page 5, lines 1-15; page 7, lines 30-32; page 9, lines 2-8; page 10, lines 9-14; page 11, lines 5-11; page 13, lines 8-20; page 14, lines 23-30; page 17, line 14-19; page 19, lines 27-32; page 20, lines 1-2; page 21, lines 1-3; figures 1,2,4 EP, A3, 0080890 (HARRIS) 8 June 1983, see page 7, lines 19-29; page 10, lines 29-32; page 11, lines 7-35; page 14, lines 5-10; page 53, lines 5-28; figures 1A,2,7,8,9 US, A, 4162520 (COOK) 24 July 1979, see column 17, lines 53-68; column 18, lines 1-7,55-68; column 19, lines 1-63;	2,4,7,8 s
A E	see page 1, lines 3-8; page 4, lines 11-28; page 5, lines 1-15; page 7, lines 30-32; page 9, lines 2-8; page 10, lines 9-14; page 11, lines 5-11; page 13, lines 8-20; page 14, lines 23-30; page 17, line 14-19; page 19, lines 27-32; page 20, lines 1-2; page 21, lines 1-3; figures 1,2,4 EP, A3, 0080890 (HARRIS) 8 June 1983, see page 7, lines 19-29; page 10, lines 29-32; page 11, lines 7-35; page 14, lines 5-10; page 53, lines 5-28; figures 1A,2,7,8,9 US, A, 4162520 (COOK) 24 July 1979, see column 17, lines 53-68; column 18, lines 1-7,55-68; column 19, lines 1-63;	s 2,6,7
A U	see page 7, lines 19-29; page 10, lines 29-32; page 11, lines 7-35; page 14, lines 5-10; page 53, lines 5-28; figures 1A,2,7,8,9 JS, A, 4162520 (COOK) 24 July 1979, see column 17, lines 53-68; column 18, lines 1-7,55-68; column 19, lines 1-63;	
	see column 17, lines 53-68; column 18, lines 1-7,55-68; column 19, lines 1-63;	1,7
AII	(cited in the application)	,
	IBM Technical Disclosure Bulletin, volume 26, no. 12, May 1984, New York, (US) Satoh: "Terminal communications adapter", pages 6504-6505, see figure 1 on page 6504; page 6505, lines 1-6,12-16	6
A I	IBM Technical Disclosure Bulletin, volume 22, no. 1, June 1979, New York, (US) Hays: "Standard printer or I/o adapter control method and apparatus", pages 269-271, see figure on page 269; page 270 lines 9-19	

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON

INTERNATIONAL APPLICATION NO. PCT/US 86/00333 (SA 12252)

This Annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 06/05/86

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A- 3573852	06/04/71	NL-A- 6913243 DE-A- 1942005 FR-A- 2017099 GB-A- 1278103 BE-A- 738171	03/03/70 05/03/70 15/05/70 14/06/72 02/02/70
US-A- 3337854	•	NL-A- 6508829 BE-A- 666580 DE-A- 1499176 FR-A- 1452685 GB-A- 1098258	10/01/66 03/11/65 19/03/70
EP-A- 0121364	10/10/84	JP-A- 59184927	20/10/84
EP-A- 0080890	08/06/83	WO-A- 8302021 US-A- 4443850	09/06/83 17/04/84
US-A- 4162520	24/07/79	BE-A- 859169 FR-A,B 2371730 JP-A- 53043443 GB-A- 1574470 CA-A- 1112324 CH-A- 632350	16/01/78 16/06/78 19/04/78 10/09/80 10/11/81 30/09/82