



(51) International Patent Classification:

G06F 7/38 (2006.01) G06F 9/30 (2006.01)
G06F 9/00 (2006.01) G06F 9/40 (2006.01)

(21) International Application Number:

PCT/US2011/063311

(22) International Filing Date:

5 December 2011 (05.12.2011)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

12/963,975 9 December 2010 (09.12.2010) US

(71) Applicant (for all designated States except US): **APPLE INC.** [US/US]; 1 Infinite Loop, Cupertino, California 95014 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **BALKAN, Deniz** [TR/US]; 1 Infinite Loop, M/S 23-3SOC, Cupertino, California 95014 (US). **WALKER, Kevin, R.** [US/US]; 1 Infinite Loop, M/S 23-3SOC, Cupertino, California 95014 (US). **LICHTENBERG, Mitchell, P. Jr.** [US/US]; 1 Infinite Loop, M/S 23-3SOC, Cupertino, California 95014 (US).

(74) Agent: **HETER, Erik, A.**; MEYERTONS, HOOD, KIVLIN, KOWERT & GOETZEL, P.C., P.O. Box 398, Austin, Texas 78767-0398 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: DEBUG REGISTERS FOR HALTING PROCESSOR CORES AFTER RESET OR POWER OFF




FIG. 2

(57) Abstract: A method and apparatus of stopping a functional block of an integrated circuit (IC) for debugging purposes is disclosed. In one embodiment, an IC includes a number of functional units accessible by an external debugger via a debug port (DP). During a debug operation, a power controller in the IC may power down a functional unit. When the functional unit is powered off, a first register may be programmed. Responsive to the programming of the first register, a first signal may be asserted and provided to the functional unit. When power is restored to the functional unit, operation of the functional unit may be halted prior to execution of instructions or other operations, responsive to the signal.

**DEBUG REGISTERS FOR HALTING PROCESSOR CORES AFTER
RESET OR POWER OFF**

BACKGROUND

Field of the Invention

[0001] This invention relates to integrated circuits, and more particularly, to mechanisms for debugging integrated circuits.

Description of the Related Art

[0002] Integrated circuits (ICs) and electronic assemblies are typically tested prior to shipping to a customer. One such testing mechanism developed for testing connections of ICs to printed circuit boards (PCB's) is known as boundary scan. Boundary scan testing is based on the IEEE 1149.1 Standard, which is commonly known as Joint Test Action Group (JTAG). Although originally developed for boundary scan testing, the uses of the JTAG architecture have expanded in recent years. For example, JTAG ports are sometimes used to access internal functional blocks of an IC for testing. Moreover, the use of JTAG access ports has been further expanded for use in debugging IC designs as well as software designed to execute on such ICs.

[0003] The expanding use of JTAG access ports has spurred further development in providing internal access to ICs. Many ICs now include a debug port (DP) having multiple JTAG access ports coupled to various internal components. The DP may also include one or more serial wire port (SWPs), memory access ports, and other types of ports that enable the accessing of internal IC functional blocks for debugging purposes. Such access ports convey various signals to accessible functional blocks, including data signals and clock signals. For example, test input data, clock, and mode select signals may be conveyed to a functional block through a JTAG port, while test output data may be received through the JTAG port. Some ICs, such as processors, may also include debug registers. Such debug registers may be programmed by executing processor code in a processor core.

SUMMARY

[0004] A method and apparatus of stopping a functional block of an integrated circuit (IC) for debugging purposes is disclosed. In one embodiment, an IC includes a number of functional

units accessible by an external debugger via a debug port. During a debug operation, a power controller in the IC may put the functional unit to sleep and/or power down a functional unit. Prior to or during the time that the functional unit is asleep/powered off, a first register may be programmed. Responsive to the programming of the first register and subsequent to putting the functional unit to sleep, a first signal may be asserted and provided to the functional unit. When power is restored to the functional unit or the functional unit is reset, operation of the functional unit may be halted prior to execution of instructions or other operations, responsive to the signal. Thus, the programming of the first register may signal the intention to halt the functional unit at the next reset, but the halt may be delayed until such reset occurs.

[0005] The method and apparatus may also be used in conjunction with a reset operation. A debugger coupled to the debug port may program a second register to cause a reset of each of the functional units of the IC or selected functional units of the IC, with the exception of the debug port and associated debug circuitry. The first register may also be programmed, either by the debugger or responsive to the programming of the second register. The first register may be programmed prior to resetting the functional unit. The first signal may be received by a functional unit subsequent to initiating the reset. Responsive to receiving the first signal, the functional unit may halt operation upon exiting the reset.

[0006] In one embodiment, the IC may be a multi-core processor. Each of the processor cores may be coupled to a debug port via a debug bus. The debug port may provide access by an external debugger to each of the processor cores, and may also include a control unit operable to provide various control functions related to debugging operations. The IC may also include a power management unit (PMU) that may selectively put the processor cores to sleep and/or remove power from processor cores. A group of registers accessible by the control unit may be coupled to the debug bus. The group of registers may include a register that may be programmed by the external debugger in conjunction with a reset of the IC or prior to the reset, or when the PMU removes power from one or more of the processor cores. The register may include a number of bit positions or bit position groups, each of which corresponds to a unique one of the processor cores. If a bit position or a bit position group corresponding to a particular processor core is programmed to halt the processor, a signal may be asserted to that processor core while the processor core is in reset. When the processor core exits the reset state, the processor core may detect the signal. Responsive to detection of the signal, the processor core may halt operation prior to the execution of an initial instruction after the reset.

[0007] The method and apparatus described herein may enable an external debugger to perform a number of debugging functions that may not otherwise be possible. For example, an external debugger may program the registers discussed above to enable debugging of a boot-up sequence. Furthermore, since executing instructions may change the state of a processor core, the ability to halt operation before any instructions are executed may enable debugging to begin from a known reference point. Specifically, providing the ability to program, prior to a reset, the debug registers to halt the processor after the next reset may simplify debugging while still permitting the halt of the processor prior to executing any instructions. The deferral of the halt until the reset may improve the ability to debug systems that may frequently put processors to sleep and awaken the processors (e.g. via a reset).

BRIEF DESCRIPTION OF THE DRAWINGS

[0008] The following detailed description makes reference to the accompanying drawings, which are now briefly described.

[0009] Fig. 1 is a block diagram illustrating a connection of an external debugger to one embodiment of an IC for accessing internal components thereof.

[0010] Fig. 2 is a block diagram of one embodiment of an IC.

[0011] Fig. 3 is a block diagram of one embodiment of a block of registers used in debugging an IC.

[0012] Fig. 4 is a flow diagram of one embodiment of a method for halting operation of a functional block of an IC when restoring power.

[0013] Fig. 5 is a flow diagram of one embodiment of a method for performing a warm reset of an IC.

[0014] Fig. 6 is a block diagram of one embodiment of an exemplary system.

[0015] While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the appended claims. The headings used herein are for organizational purposes only and are not meant to be used to limit the scope of the description. As used throughout this application, the word "may" is used in a permissive sense (i.e., meaning having the potential to), rather than the mandatory sense (i.e., meaning must).

Similarly, the words "include", "including", and "includes" mean including, but not limited to.

[0016] Various units, circuits, or other components may be described as "configured to" perform a task or tasks. In such contexts, "configured to" is a broad recitation of structure generally meaning "having circuitry that" performs the task or tasks during operation. As such, the unit/circuit/component can be configured to perform the task even when the unit/circuit/component is not currently on. In general, the circuitry that forms the structure corresponding to "configured to" may include hardware circuits. Similarly, various units/circuits/components may be described as performing a task or tasks, for convenience in the description. Such descriptions should be interpreted as including the phrase "configured to." Reciting a unit/circuit/component that is configured to perform one or more tasks is expressly intended not to invoke 35 U.S.C. § 112, paragraph six interpretation for that unit/circuit/component.

DETAILED DESCRIPTION OF EMBODIMENTS

Integrated Circuit (IC) with Debug Port:

[0017] Turning now to Fig. 1, a block diagram illustrating a connection of an external debugger to one embodiment of an integrated circuit (IC) for accessing internal components thereof is shown. In the embodiment shown, IC 10 is coupled to external debugger 5 via debug port 20. Debugger 5 may be a computer system or other type of test equipment operable to perform various types of tests of IC 10 and components thereof. In particular, debugger 5 may be used in debugging the design of IC 10 and software written to execute thereupon. As defined herein, debugging may include determining if any hardware errors are present within IC 10. Debugging may also include determining whether or not software correctly executes on IC 10.

[0018] As will be discussed below, IC 10 may include a number of internal components that may be accessed by debugger 5 through debug port 20. Such components may include cores of a processor (e.g., execution cores), but may include other components as well (e.g., input/output units, etc.). Debugger 5 may provide test stimulus data to one or more components of IC 10 through debug port 20 and may initiate testing. Results of the test data may be received by debugger 5 through debug port 20. In addition to providing test stimulus data, debugger 5 may also provide various control signals and programming information to control certain operations within IC 10 during debugging. For example, when debugging software intended to execute on IC 10, debugger 5 may insert breakpoints to cause one or more components to stop operation and

thus allow the state of such components to be retrieved for further analysis. Debugger 5 may also send control signals and programming information to IC 10 to cause certain components to be powered on, powered off, reset, or halted in various situations.

[0019] Fig. 2 is a block diagram illustrating one embodiment of IC 10 in further detail. In the embodiment shown, IC 10 includes a plurality of processor cores 25 that are coupled to debug port 20 via debug bus 22. IC 10 may be a heterogeneous (or asymmetric) multi-core processor in one embodiment, wherein various ones of the processor cores are different from each other. IC 10 may be a multi-core processor designed for use in a mobile platform, such as a smart phone, a laptop computer, or other mobile device, wherein each of the various processor cores 25 are dedicated to particular tasks. For example, one processor core 25 may be dedicated to performing audio-related tasks, another processor core 25 may be dedicated to graphics/video related tasks, while one or more other ones of the processor cores may be dedicated to executing instructions not explicitly related to audio and/or video tasks. It is noted however, that embodiments of IC 10 that implement a homogenous multi-core processor (i.e. where all processor cores are identical) are possible and contemplated. Other possible embodiments of IC 10 include application specific integrated circuits (ASICs) and other types of ICs.

[0020] IC 10 also includes a set of debug registers 26 coupled to debug bus 22. Debug registers 26 may include a number of different registers that may store information for use during debugging. Some of the registers may be used to trigger certain actions within IC 10 during debugging, while others may store information specifying certain conditions or parameters. Additional details of certain ones of registers 26 will be discussed below.

[0021] Debug Port 20 in the embodiment shown may provide one or more physical connections for an external debugger (e.g., debugger 5 of Fig. 1) for performing debugging operations. These connections may include a Joint Test Action Group (JTAG) connection, a Serial Wire Debug (SWD) connection, and/or other types of connections that may be used with an external debugger. Debug Port 20 may also include various types of functional circuitry to support these connections.

[0022] In the embodiment shown, debug port 20 includes logic circuitry which may provide certain control functions for controlling operation of itself and other circuitry of IC 10 during debugging. Some of these control functions may be specified by information stored in debug registers 26, and thus debug port 20 is coupled thereto via a bidirectional connection. Debug port 20 may thus write information into various ones of debug registers 26, and may also read information from the same. Furthermore, debug port 20 may also have the capability of clearing

certain ones of registers 26.

[0023] In the embodiment shown, debug port 20 is configured to provide halt signals ('Halt') to each of processor cores 25. It is noted here while the signal path of the halt signal is depicted using a single line (for the sake of simplicity), unique instances of the halt signal may be provided to each of processor cores 25. When a halt signal is asserted to a given processor core 25, that core may halt operation prior to execution of a first instruction upon exiting a reset state or restoring power thereto. This may enable the inputting of test stimulus that allows the operation of a core or software executing thereon to be debugged beginning with a first instruction to be executed. Individual instances of the halt signals may be asserted responsive to programming in particular ones of debug registers 26, as will be discussed in further detail below.

IC 10 in the embodiment shown includes a power management unit (PMU) 29. PMU 29 is coupled to receive a supply voltage ('Vdd'), and may selectively put the processor core or cores 25 to sleep. A processor core that is asleep is not executing instructions. The core may be clock gated, the clock source (e.g. one or more phase locked loop (PLLs)) may be shut down, or the core may even be powered off in various implementations and/or levels of sleep. During normal (i.e. non-debug operations), PMU 29 may put to sleep/power off those processor cores 25 that have been idle for a particular amount of time. Furthermore, PMU 29 may also awaken sleeping processors (restoring power to powered off processor cores 25 to enable their re-activation and/or resetting processor cores). In some embodiments, PMU 29 may control the voltage levels for providing power to processor cores 25, providing higher voltages when performance demand is greater and lower voltages when performance demand is lower.

[0024] During debug operations, may cause a reset of selected ones or all of processor cores 25 by asserting a reset signal and/or powering up a core to reawaking the core. If the debug registers 26 have been programmed with a deferred halt, the debug port 20 may assert the halt signal for the corresponding processor core(s) during power up/reset.

Debug Registers:

[0025] Fig. 3 is a block diagram of one embodiment of a block of registers used in debugging an IC. More particularly, Fig. 3 illustrates particular ones of debug registers 26. It is noted however that additional registers not discussed here may also be included in debug registers 26.

[0026] In the embodiment shown, debug registers 26 includes a warm reset register 262. When programmed, warm reset register 262 may cause a warm reset of IC 10 or portions thereof. As

used herein, the term 'warm reset' refers to a reset wherein each of processor cores 25, a subset of the processor cores 25, (and possibly other circuitry) is reset, but circuitry within the debug domain is not reset. For example, debug port 20, debug registers 26, and other debug circuitry not explicitly discussed here may remain active while processor cores 25 and other non-debug circuitry is reset during the warm reset. It is noted that at some components of PMU 29 may also be exempt from a reset during a warm reset operation, as such components may be used to initiate the reset. In the embodiment shown, the warm reset may be indicated with as few bits as one. However, embodiments of a warm reset register 262 having a greater number of bits are possible and contemplated. For example, a bit per processor core 25 may be used to individually reset cores.

[0027] Also included in this embodiment of debug registers 26 is a halt register 264. In the embodiment shown, halt register 264 is subdivided into a number of different sections, each of which corresponds to a particular one of processor cores 25. Each subsection may include one or more bits. When a particular subsection is programmed by external debugger 5, the programming may be detected by circuitry within debug port 20. Responsive to initiation of a warm reset, or PMU 29 powering off the particular processor core 25, debug port 20 may assert a corresponding halt signal ('Halt'). Particularly, the halt signal may not be asserted immediately upon programming the register 264, but rather may be asserted during reset or after power down of the corresponding processor core 25. The halt signal may be received on a corresponding input of the particular processor core 25. Responsive to detecting the asserted halt signal upon exiting the reset state or otherwise having power restored thereto, the particular processor core 25 will halt operation prior to executing a first instruction. This may enable debugger 5 to begin testing or debugging of the particular processor core 25 from a known state, instead of a state that has been altered by the execution of instructions.

[0028] It is noted that each of the sections of halt register 264 may be programmed independently of one another. Accordingly, halt signals may be selectively asserted to some processor cores 25 and not asserted to others. This may in turn enable the halting of some processor cores 25 upon exiting a warm reset or having power restored thereto, while other processor cores 25 are allowed to be executing instructions (e.g., per a boot process or for resuming from a sleep state). In general, the ability to cause selected ones of processor cores 25 to halt upon exiting a reset or being powered on may provide an extra level of flexibility in performing debug operations. Furthermore, if desired, all sections of halt register 264 may be programmed in some instances to cause all processor cores 25 to halt upon exiting reset or

otherwise having power restored thereto.

Method Flow Diagrams:

[0029] Fig. 4 is a flow diagram of one embodiment of a method for halting operation of a functional block of an IC when restoring power. Method 400 will be discussed below with reference to the hardware embodiments discussed above. However, it is noted that method 400 may be used with other hardware embodiments not discussed herein.

[0030] Method 400 begins with the powering off of one or more processor cores 25 (block 405). The powering off of the processor core(s) 25 may occur during the performance of debugging operation. When PMU 29 powers off the processor core(s) 25, it may provide an indication to debug port 20 (block 410). In some cases, the indication received by debug port 20 may be relayed to debugger 5, which may take action responsive thereto, such as programming other registers. In the embodiment shown, halt register 264 may be programmed for at least one of the processor core(s) 25 that is powered off (block 415). Alternatively, the halt register 264 may be programmed prior to the power down, and the debug port 20 may delay assertion of the halt signal until the power down occurs. The programming of halt register 264 may be detected by debug port 201. Responsive to detecting the programming of halt register 264 and the powering down of the processor core 25, debug port 20 may assert and provide halt signals to the processor core(s) 25 corresponding to the programmed sections of halt register 264 (block 420).

[0031] At some point in time subsequent to powering off the processor core(s) 25, PMU 29 may re-apply power to these core(s) (block 425). When power is re-applied, the processor core(s) 25 receiving a respective halt signal may halt operation prior to execution of a first instruction (block 430). Halting the processor core(s) 25 before any instructions are executed may preserve an initial state present when power is initially applied. This may in turn allow debugger 5 to control or monitor the state of a given processor core 25 from its beginning of operation. This can be useful in different ways, such as when debugging a boot-up sequence.

[0032] Subsequent to restoring power to the processor core(s) 25 and halting operation of those for which respective halt signals are asserted, the halt register may be cleared.

[0033] Fig. 5 is a flow diagram of one embodiment of a method for performing a warm reset of an IC or a particular processor core 25. As with the embodiment of method 400 previously discussed, method 500 is discussed herein with reference to the various hardware embodiments discussed in reference to Figs. 1-3. However, it is noted that method 500 may be used with other hardware embodiments not explicitly discussed herein.

[0034] Method 500 begins with debugger 5 programming warm reset register 262 and one or more sections of halt register 264 (blocks 504 and 505). As discussed previously, the halt register 264 may be programmed at any point prior to programming the warm reset register 262. Debug port 20 may also provide an indication to PMU 29 of the programming of the warm reset register, thereby causing the performance of a warm reset (block 515). Debug port 20 may assert and provide halt signals to the processor core(s) 25 corresponding to the programmed section(s) of halt register 264 responsive to the warm reset (block 515). During a warm reset, components that are not part of the debug domain may be reset. For example, in IC 10 of Figs. 1-2, each of processor cores 25 may be reset during a warm reset, as well as other components that are not explicitly shown (e.g., input/output circuitry). However, during the warm reset, circuitry of the debug domain, including debug port 20, registers 26, and any other circuitry of the debug domain not explicitly shown or discussed here may be exempt from the reset. PMU 29 may also be exempt from the reset during a warm reset. In some embodiments, PMU 29 may actually initiate the warm reset.

[0035] The reset state may be held for a certain number of cycles of a clock signal of IC 10 subsequent to its initiation. After the certain number of clock cycles has completed, warm reset register 262 may be cleared (block 520). In some embodiments, clearing of warm reset register 262 may be accomplished in one embodiment by debugger 5 writing a value of '0' to the register. In another embodiment, warm reset register 262 may include a self-timer that causes the register to be cleared once the predetermined number of clock cycles has elapsed.

[0036] Responsive to clearing warm reset register 262, those components subject to the reset may exit the reset state (block 525). When the reset state is exited, the processor core(s) 25 receiving an asserted halt signal may halt operation prior to the execution of a first instruction (block 530). Thus, the processor cores 25 for which a halt signal was asserted may receive power but may retain a state equivalent to that of being powered on with no instructions having been executed.

[0037] Subsequent to exiting the reset state, halt register 264 may be cleared (block 535). Thereafter, debugging operations may begin (block 540).

Exemplary System:

[0038] Turning next to Fig. 6, a block diagram of one embodiment of a system 150 is shown. In the illustrated embodiment, the system 150 includes at least one instance of an IC 10 (from Fig. 1) coupled to one or more peripherals 154 and an external memory 158. A power supply

156 is also provided which supplies the supply voltages to the IC 10 as well as one or more supply voltages to the memory 158 and/or the peripherals 154. In some embodiments, more than one instance of the IC 10 may be included (and more than one external memory 158 may be included as well).

[0039] The peripherals 154 may include any desired circuitry, depending on the type of system 150. For example, in one embodiment, the system 150 may be a mobile device (e.g. personal digital assistant (PDA), smart phone, etc.) and the peripherals 154 may include devices for various types of wireless communication, such as wifi, Bluetooth, cellular, global positioning system, etc. The peripherals 154 may also include additional storage, including RAM storage, solid state storage, or disk storage. The peripherals 154 may include user interface devices such as a display screen, including touch display screens or multitouch display screens, keyboard or other input devices, microphones, speakers, etc. In other embodiments, the system 150 may be any type of computing system (e.g. desktop personal computer, laptop, workstation, net top etc.).

[0040] The external memory 158 may include any type of memory. For example, the external memory 158 may be SRAM, dynamic RAM (DRAM) such as synchronous DRAM (SDRAM), double data rate (DDR, DDR2, DDR3, etc.) SDRAM, RAMBUS DRAM, etc. The external memory 158 may include one or more memory modules to which the memory devices are mounted, such as single inline memory modules (SIMMs), dual inline memory modules (DIMMs), etc.

[0041] Numerous variations and modifications will become apparent to those skilled in the art once the above disclosure is fully appreciated. It is intended that the following claims be interpreted to embrace all such variations and modifications.

WHAT IS CLAIMED IS:

1. An integrated circuit comprising:
one or more functional units;
a power management unit (PMU) configured to selectively remove power from each
of the one or more functional units;
a debug port coupled each of the one or more functional units by a debug bus; and
a plurality of debug registers coupled to the debug bus, wherein the plurality of debug
registers includes a halt register, wherein the debug port is configured to
convey signals to program the halt register with a first value, and wherein
responsive to the halt register being programmed with the first value, the first
functional unit is configured to halt operation upon the PMU restoring power
thereto, and wherein the debug port is configured to delay the halt of the first
functional unit until the power down event occurs.
2. The integrated circuit as recited in claim 1, wherein the debug port is operable for
coupling to an external debugger, and wherein the debug port is configured to convey
signals received from the external debugger in order to program the halt register.
3. The integrated circuit as recited in claim 1, wherein the debug port is further
configured to convey signals to program the halt register with a first value responsive
to an indication of a reset of the first functional unit, wherein the first functional unit
is configured to halt operation upon exiting a reset state.
4. The integrated circuit as recited in claim 1, wherein the debug port, when the halt
register is programmed, is configured to cause a first signal to be asserted to the first
functional unit during the power down event.
5. The integrated circuit as recited in claim 4, wherein, upon a restoration of power or an
exit from a reset state, the first functional unit is configured to halt at a time of
execution of a first instruction.
6. A method comprising:
a power control unit removing power from a first of one or more functional units of an

integrated circuit (IC) during a debug operation;
programming a first register to a first value, wherein said programming is performed through the debug port;
restoring power to the first functional unit; and
halting operation of the first functional unit responsive to restoring power to the first functional unit when the first register is programmed to the first value, wherein the halting is delayed until the restoring in the case that the programming occurs prior to the removing of power.

7. The method as recited in claim 6, further comprising programming the first register to a second value responsive to receiving an indication that power has been removed from a second of the one or more functional units and halting operation of the second functional unit responsive to restoring power to the second functional unit and the first register being programmed to the second value.
8. The method as recited in claim 6, further comprising an external debugger coupled to the IC conveying signals through the debug port to program the first register.
9. The method as recited in claim 6, further comprising the first register causing a first signal to be asserted and provided to the first functional unit responsive to programming the first register with the first value, wherein, responsive to receiving the first signal, the first functional unit is configured to halt operation at the execution prior to execution of a first instruction.
10. The method as recited in claim 6, further comprising:
performing a reset of each of the functional units of the IC without resetting the debug port;
asserting and providing a halt signal to each of the functional units responsive to performing the reset and responsive to the programming in the first register;
and
halting operation of each of the functional units responsive to the functional units exiting the reset.

11. A processor comprising:
 - a plurality of execution cores;
 - a debug unit, the debug unit including an access port configured for coupling to an external debugger;
 - a bus coupled between each of the plurality of execution cores and the access port;
 - a plurality of registers coupled to the bus including a first register and a second register, wherein responsive to the external debugger programming the first and second registers, the processor is configured to:
 - perform a reset of each of the execution cores of the processor, wherein the access port is excluded from the reset;
 - halt operation of at least one of the execution cores upon exiting the reset, wherein the halting is delayed until the exiting in the case that the halt is programmed into the registers prior to the reset.
12. The system as recited in claim 11, wherein the second register includes a plurality of bit positions divided into a plurality of subsets of one or more bits, wherein each of the subsets corresponds to a unique one of the execution cores.
13. The system as recited in claim 12, wherein responsive the debugger programming a particular subset of one or more bits, the debug unit is configured to assert a signal and provide a signal to a corresponding one of the execution cores.
14. The system as recited in claim 13, wherein the corresponding one of the execution cores is configured to halt execution of instructions upon exiting the reset state when the signal is asserted.
15. The system as recited in claim 11, wherein the processor is configured to release the reset responsive to a clearing of the first register.




FIG. 1




FIG. 2




FIG. 3

4 / 6




FIG. 4

5 / 6




FIG. 5

6 / 6




FIG. 6

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US2011/063311

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - G06F 7/38, 9/00, 9/30, 9/40 (2012.01)

USPC - 712/220, 221, 225, 227

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC(8) - G06F 9/00 (2012.01)

USPC - 712/227

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

MicroPatent, Google Scholar

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,970,241 A (DEAO et al) 19 October 1999 (19.10.1999) entire document	6-10
--		-----
Y		1-5 and 11-15
Y	US 2002/0133794 A1 (KANAPATHIPPILLAI et al) 19 September 2002 (19.09.2002) entire document	1-5 and 11-15
A	US 2005/0193254 A1 (YEE) 01 September 2005 (01.09.2005) entire document	1-15
A	US 2009/0006808 A1 (BLUMRICH et al) 01 January 2009 (01.01.2009) entire document	1-15

☐ Further documents are listed in the continuation of Box C.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

22 March 2012

Date of mailing of the international search report

29 MAR 2012

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US, Commissioner for Patents
P.O. Box 1450, Alexandria, Virginia 22313-1450

Facsimile No. 571-273-3201

Authorized officer:

Blaine R. Copenheaver

PCT Helpdesk: 571-272-4300

PCT OSP: 571-272-7774