(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
27 November 2008 (27.11.2008)

PCT

(10) International Publication Number
WO 2008/144153 A1

(51) International Patent Classification:
H01L 23/485 (2006.01) *H01L 21/60* (2006.01)

(21) International Application Number:
PCT/US2008/061169

(22) International Filing Date: 22 April 2008 (22.04.2008)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
200703582-7 17 May 2007 (17.05.2007) SG
11/770,451 28 June 2007 (28.06.2007) US

(71) Applicant: **MICRON TECHNOLOGY, INC.** [US/US]; 8000 South Federal Way, Boise, ID 83716 (US).

(72) Inventors: **FEE, Setho, Sing**; Block 86, Bedok North Street 4, #04-173, 460086 (SG). **CHYE, Lim Thiam**; Block 51, Tampines Avenue 1, #10-06 (SG). **JIANG, Tongbi**; 1-680 W. Running Brook Drive, Boise, Idaho 83713 (US).

(74) Agents: **LATWESEN, David G.** et al.; Wells St. John P.S., 601 W. First Ave., Suite 1300, Spokane, WA 99201 (US).

(81) Designated States *(unless otherwise indicated, for every kind of national protection available)*: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States *(unless otherwise indicated, for every kind of regional protection available)*: ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: INTEGRATED CIRCUIT PACKAGES, METHODS OF FORMING INTEGRATED CIRCUIT PACKAGES, AND METHODS OF ASSEMBLING INTEGRATED CIRCUIT PACKAGES




Fig. 11

(57) Abstract: Some embodiments include methods of assembling integrated circuit packages in which at least two different conductive layers (56, 58) are formed over a bond pad (16) region of a semiconductor die (50), and in which a conductive projection (221 associated with an interposer (12) is bonded through a gold ball to an outermost of the at least two conductive layers. The conductive layers may comprise one or more of silver, gold, copper, chromium, nickel, palladium, platinum, tantalum, titanium, vanadium and tungsten. In some embodiments, the bond pad region may comprise aluminum, an inner of the conductive layers may comprise nickel, an outer of the conductive layers may comprise gold, the conductive projection associated with the interposer may comprise gold; and the thermosonic bonding may comprise gold-to-gold bonding of the interposer projection to a gold ball, and gold- to-gold bonding of the outer conductive layer to the gold ball. Some embodiments include integrated circuit packages.

WO 2008/144153 A1

Published:
— *with international search report*
— *with information concerning request for restoration of the right of priority in respect of one or more priority claims*

INTEGRATED CIRCUIT PACKAGES, METHODS OF FORMING INTEGRATED CIRCUIT PACKAGES, AND METHODS OF ASSEMBLING INTEGRATED CIRCUIT PACKAGES

TECHNICAL FIELD

[0001] Integrated circuit packages, methods of forming integrated circuit packages, and methods of assembling integrated circuit packages.

BACKGROUND

[0002] Integrated circuit packages may be formed as flip chip assemblies. Specifically, a semiconductor die may be bonded face-down ("flipped") onto an interposer. An example prior art process for forming a flip chip assembly is described with reference to Figs. 1 and 2.

[0003] Fig. 1 shows a semiconductor die 10 in face-down orientation, and shows an interposer 12 beneath the die.

[0004] The semiconductor die 10 comprises a base 14 supporting a plurality of bond pad regions 16. The base 14 may comprise a semiconductor material (for instance, monocrystalline silicon) supporting any of numerous integrated circuit components, including, for example, memory components, logic components, sensor components, wiring, etc.. The various components are not shown in order to simplify the drawing.

[0005] Bond pad regions 16 provide electrical connection from integrated circuit components associated with base 14 to circuitry external of the base. The bond pad regions may comprise, consist essentially of, or consist of aluminum or copper. The bond pad regions are shown to have outer surfaces 17, and electrical interconnect material 18 is shown bonded to such outer surfaces. The electrical interconnect material may comprise, consist essentially of, or consist of gold, and may be balls (as shown) bonded to the bond pad regions, or may be pieces of wire bonded to the bond pad regions.

[0006] The bond pad regions 16 may be distributed in numerous orientations across a surface of die 10. For example, the bond pad regions may be so-called inner bond pad regions along a central portion of the die surface, may be so-called outer bond pad regions along non-central portions of the die surface and connected to the inner bond pad regions by redistribution layers, or maybe a combination of inner bond pad regions and outer bond pad regions.

[0007] Interposer 12 comprises a board 20 and electrical interconnects 22 supported on an upper surface of the board. The interposer also comprises electrical interconnects 24

supported on a lower surface of the board. Various wiring (not shown) may extend through the board to connect various electrical interconnects 22 with various electrical interconnects 24. The electrical interconnects 22 are ultimately bonded to semiconductor die 10 to form an integrated circuit package comprising the die and interposer, and the electrical interconnects 24 are ultimately utilized for electrical connection of the package to other circuitry.

[0008] Electrical interconnects 22 may comprise, consist essentially of, or consist of gold. Electrical interconnects 24 may comprise any suitable electrically conductive materials or combinations of materials, and may, for example, comprise materials suitable for bonding to solder.

[0009] Fig. 2 shows the interposer 12 bonded to the semiconductor die 10. The bonding may comprise gold-to-gold bonding between gold-containing interconnects 22 and gold-containing interconnects 18. The gold-to-gold bonding is accomplished by pressing interconnects 18 and 22 together while subjecting the interconnects to ultrasonic energy and thermal energy (so-called thermosonic bonding). An underfill 30 is provided in a gap between die 10 and interposer 12. The underfill may comprise a film or paste, and may, for example, comprise non-conductive paste (NCP), anisotropic conductive paste (ACP), anisotropic conductive film (ACF) or organic solderability preservative (OSP).

[0010] A problem that can occur is that the bonding between interconnects 18 and 22 may subject bond pad regions 16 to sufficient pressure to cause cracking 32 (only some of which is labeled in Fig. 2) or other defects within the bond pad regions. Another problem that may occur is that the thermosonic energy of the thermosonic bonding may cause cratering or other defects in the bond pad regions. Yet another problem that may occur is that the bonding of interconnects 18 to the bond pad regions 16 to form the semiconductor die construction of Fig. 1 may induce defects within regions 16.

[0011] It is desired to develop new methods for assembling integrated circuit packages which avoid some or all of the above-described problems.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] Fig. 1 is a view of a semiconductor die and interposer at a stage of a prior art process for assembling an integrated circuit package.

[0013] Fig. 2 is a view of the semiconductor die and interposer of Fig. 1 shown at a prior art processing stage subsequent to that of Fig. 1.

[0014] Figs. 3-9 illustrates a process for preparing a semiconductor die for assembly into an integrated circuit package.

[0015] Figs. 10 and 11 illustrate a process for assembling an integrated circuit package comprising the semiconductor die of Figs. 3-9 and an interposer.

[0016] Fig. 12 shows a portion of an integrated circuit package comprising a bond between a bond pad region and an interconnect of an interposer in accordance with an embodiment.

DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

[0017] Some embodiments include methods of providing materials across bond pads to protect the pads during subsequent thermosonic bonding. Such materials may prevent, or at least substantially reduce, one or more of the problems discussed above in the "Background" section of this disclosure. An example embodiment for forming an integrated circuit package is described with reference to Figs. 3-11.

[0018] Referring initially to Fig. 3, such illustrates a semiconductor die 50 comprising the base 14 and bond pad regions 16 discussed above with reference to the prior art semiconductor die 10 of Fig. 1. The base may, as discussed above regarding Fig. 1, comprise integrated circuitry containing memory, logic, sensors, etc.

[0019] The bond pad regions 16 are shown to have outermost surfaces 17. In some embodiments, the bond pad regions may comprise, consist essentially of, or consist of aluminum or copper; and accordingly the outermost surfaces may comprise, consist essentially of, or consist of aluminum or copper. If the bond pad regions contain aluminum, a thin oxide of aluminum (not shown) may extend across the uppermost surfaces 17 at the processing stage of Fig. 3.

[0020] Referring to Fig. 4, zinc-containing layers 52 are formed over bond pad regions 16. The zinc-containing layers may be formed by first cleaning the bond pad regions with acid (for example, one or both of sulfuric acid and hydrofluoric acid) and/or base (for example, sodium hydroxide). Such cleaning forms a fresh surface for deposition of zinc, and may remove oxide. Subsequently, the surface may be exposed to zincate (in other words, to a zinc-containing solution, which may be, for example, cyanide-based, acid-based or alkaline-based) to deposit thin layers of zinc (which may be monolayers) across the surfaces of the bond pad regions. In some embodiments, the layers of zinc initially formed across the bond pad region surfaces may have relatively large grain sizes, and may be utilized as sacrificial layers to prepare the surfaces for subsequent deposition of zinc-

containing layers with a smaller grain sizes. Accordingly, the first zinc-containing layers may be removed with an acid (for example, nitric acid) to again expose surfaces 17 of bond pad regions 16 (Fig. 5), and then second zinc-containing layers 54 (Fig. 6) may be formed by another exposure of the bond pad region surfaces to zincate.

[0021] The zinc-containing layers 54 are formed directly against the conductive material (for example, aluminum or copper) of the bond pad regions in the shown embodiment of Fig. 6. Zinc-containing layers 54 may be considered examples of adhesion layers for adhering subsequently-formed layers (for instance, the layers 56 discussed below with reference to Fig. 7) to the bond pad regions. The zinc-containing layers are examples of adhesion layers, and other materials may be utilized for adhesion layers in other embodiments. For instance, zinc-containing layers work well for aluminum-containing surfaces, but may not work satisfactorily for copper-containing surfaces. Accordingly, palladium-containing adhesion layers may be utilized when the bond pad regions comprise copper. In other embodiments, the bond pad regions may comprise materials other than copper or aluminum, and the adhesion layers may comprises materials other than, or in addition to, one or both of zinc and palladium.

[0022] Referring next to Fig. 7, metal-containing layers 56 are formed over and directly against the adhesion layers 54. The metal-containing layers may comprise one or more of Co, Cr, Ni, Pt, Ta, Ti, V and W; and may be doped with one or both of boron and phosphorous. For instance, layers 56 may comprise nickel deposited utilizing electroless deposition methodology. In some embodiments, layers 56 may consist essentially of, or consist of such nickel; and in other embodiments layers 56 may consist essentially of, or consist of such nickel doped with phosphorous (the phosphorus may be present at a concentration of from about 7 atomic percent to about 11 atomic percent).

[0023] Referring to Fig. 8, electrically conductive layers 58 are formed over and directly against electrically conductive layers 56, and balls 18 are formed directly against the conductive layers 58. The electrically conductive layers 58 may, for example, comprise, consist essentially of, or consist of one or more of Ag, Au, Cu and Pd. Such materials may be formed by immersion methodologies, and may be doped with phosphorous or boron. For instance, the layers 58 may comprise Pd doped with phosphorous to a phosphorous concentration of from about 7 atomic percent to about 11 atomic percent. In particular embodiments, layers 56 may comprise, consist essentially of, or consist of nickel or nickel doped with phosphorus; and layers 58 may comprise, consist essentially of, or consist of

gold. The layers 56 and 58 may together comprise a thickness of from about 0.1 micron to about 10 microns.

[0024] The balls 18 utilized in Fig. 8 may comprise any of various electrically conductive materials, including, for example, copper or gold. The balls may thus comprise conventional compositions of the type described in the "Background" section of this disclosure, or may comprise non-conventional compositions. In some embodiments, the balls will not comprise solder, and specifically will not comprise indium or tin.

[0025] Layers 54, 56 and 58 form electrically conductive stacks over bond pad regions 16. The stacks extend across the entire upper surfaces of the bond pad regions, and may be considered protective electrically conductive caps formed across the bond pad regions. Although such electrically conductive caps are shown to comprise only the three layers 54, 56 and 58 in the embodiment of Figs. 3-8, in other embodiments one or more additional layers may be inserted between adhesion layer 54 and conductive layer 56, and/or between conductive layer 56 and conductive layer 58. For instance, the conductive stacks may comprise Ni/Pd/Au (with layers 56 and 58 being Ni and Au, respectively, and the layer of Pd being provided between them).

[0026] Since conductive layers 58 are outward of conductive layers 56 relative to bond pad regions 16; the layers 56 may be referred to as inner conductive layers, and the layers 58 as outer conductive layers, in some embodiments.

[0027] The layers 58 are shown to comprise outermost surfaces 59. Balls 18 are bonded to the outermost surfaces 59 of layers 58. The bonding of the balls to layers 58 may be accomplished with any suitable methodology, such as, for example, thermosonic bonding. Balls 18 may comprise, consist essentially of, or consist of copper or gold; and in some embodiments the outermost surfaces 59 may comprise, consist essentially of, or consist of copper or gold.

[0028] Referring to Fig. 9, deformable material 60 is formed across base 14, across balls 18, and across surfaces 59 of layers 58. Deformable material 60 is ultimately utilized as an underfill material of a flip chip construction comprising semiconductor die 50, and may, for example, comprise one or more of a non-conductive film, non-conductive paste, anisotropically conductive film (so-called z-axis film), anisotropically conductive paste (so-called z-axis paste), and organic solderability preservative (OSP).

[0029] Referring to Fig. 10, semiconductor die 50 is inverted and provided proximate another structure separate from the die, with such other structure corresponding to an interposer 12 of the type described above with reference to prior art Figs. 1 and 2. The

interposer comprises the base 20 and interconnects 22 and 24 described above. The interconnects 22 may comprise, consist essentially of, or consist of copper, silver, palladium or gold; and comprise outer conductive surfaces 23. The interconnects 22 may be considered to correspond to electrically conductive projections or bumps in some embodiments.

[0030] Although die 50 is shown inverted in the embodiment of Fig. 10, in other embodiments die 50 may remain in the orientation of Fig. 9 and interposer 12 may be inverted. Also, although underfill 60 is shown formed across a surface of the die, in other embodiments some or all of the underfill may be formed across surfaces associated with interposer 12 at the processing stage of Fig. 10. For instance, if material 60 comprises OSP, such may be provided across outermost surfaces of interconnects 22 at the processing stage of Fig. 10. In yet other embodiments, the underfill may be omitted, or provided at a processing stage subsequent to that of Fig. 10.

[0031] Although balls 18 are shown bonded to conductive layers 58, in other embodiments the balls may be instead bonded to the interposer at the processing stage of Fig. 10.

[0032] Referring to Fig. 11, surfaces 23 of interposer 12 are pressed through deformable material 60 to directly contact balls 18. Once surfaces 23 and balls 18 are in contact, interconnects 22 may be bonded to the balls utilizing vibrational and/or thermal energy. The vibrational energy may be provided to comprise a frequency of at least about one kilohertz, and the thermal energy may correspond to a temperature of at least about room temperature. In some embodiments, the bonding may comprise thermosonic bonding at a temperature of from about room temperature (about 22°C) to about 300°C (for example, from about room temperature to about 200°C); and with a vibrational energy having a frequency of from about one kilohertz to about 240 kilohertz (for example, a frequency of from about 40 kilohertz to about 100 kilohertz, such as a frequency of about 60 kilohertz); and for a time of less than about five seconds (for example, for a time of about three seconds). In embodiments in which balls 18 initially contact surfaces 23 of projections 22 (in other words, contact surfaces 23 at the processing stage of Fig. 10 instead of contacting surfaces 59 of layers 58), the bonding may be accomplished with the same combination of vibrational and/or thermal energy discussed above, but will bond the balls to surfaces 59. In other embodiments, balls 18 may be omitted, and the vibrational and/or thermal energy may be utilized to directly bond surfaces 23 of projections 22 to surfaces 59 of layers 58.

[0033] Fig. 11 shows surface 23 of interconnect 22 being planar, surface 59 of outer conductive layer 58 also being planar, and balls 18 being bonded to the planar surfaces. Such leaves gaps adjacent locations where the balls contact the planar surfaces, as shown in Fig. 12. Specifically, Fig. 12 shows a portion of an integrated circuit package 100 comprising the various structures and layers described above with reference to Figs. 3-11, but comprising a gap 102 identified between a surface of a ball 18 and a portion of surface 59 of outer conductive layer 58. In some embodiments, it can be advantageous to utilize z-axis conductive material (for example, anisotropically conductive film or paste) within underfill 60 so that the material 60 compressed between the surfaces of the ball and outer conductive layer 58 within gap 102 becomes conductive along the axis of compression (in other words, along a shown axis 110 extending within the gap between surface 59 and the ball). The conductivity of material 60 within the gap may then provide improved electrical connection between conductive layer 58 and interconnect 22 relative to that which would occur in the absence of conductivity of material 60. Gaps similar to gap 52 are along all locations where planar surfaces 23 and 59 join to balls 18.

CLAIMS

I/we claim,

1. A method of assembling an integrated circuit package, comprising:

providing a semiconductor die comprising integrated circuitry, the die comprising electrically conductive bond pad regions and electrically conductive caps over an entirety of the bond pad regions;

providing an interposer having electrically conductive projections; and

bonding the electrically conductive projections to the electrically conductive caps utilizing vibrational energy having a frequency of at least about one kilohertz.

2. The method of claim 1 wherein the bonding comprises:

providing electrically conductive structures between the electrically conductive projections and the electrically conductive caps;

directly bonding the electrically conductive structures to the electrically conductive projections; and

directly bonding the electrically conductive structures to the electrically conductive caps.

3. The method of claim 2 wherein the electrically conductive structures comprise copper or gold.

4. The method of claim 1 wherein the bonding comprises:

providing gold-containing material between the electrically conductive projections and the electrically conductive caps;

directly bonding the gold-containing material to the electrically conductive projections; and

directly bonding the gold-containing material to the electrically conductive caps.

5. The method of claim 1 wherein the bonding comprises:

providing gold-containing balls between the electrically conductive projections and the electrically conductive caps;

directly bonding the gold-containing balls to the electrically conductive projections; and

directly bonding the gold-containing balls to the electrically conductive caps.

6. The method of claim 5 further comprising forming deformable material over the electrically conductive caps prior to the bonding of the electrically conductive projections to the electrically conductive caps, wherein the gold-containing balls are bonded to the electrically conductive caps prior to the bonding of the gold-containing balls to the electrically conductive projections, and wherein the electrically conductive projections are pressed through the deformable material to directly contact the balls prior to the bonding of the electrically conductive projections to the gold-containing balls.

7. The method of claim 6 wherein the deformable material comprises a non-conductive film.

8. The method of claim 6 wherein the deformable material comprises a non-conductive paste.

9. The method of claim 6 wherein the deformable material comprises an anisotropically conductive film.

10. The method of claim 6 wherein the deformable material comprises an anisotropically conductive paste.

11. The method of claim 6 wherein the deformable material comprises an organic solderability preservative.

12. The method of claim 1 wherein the electrically conductive bond pad regions comprise one or both of Al and Cu; and wherein the electrically conductive caps include one or more of Ag, Au, Co, Cr, Cu, Ni, Pd, Pt, Ta, Ti, V and W.

13. The method of claim 1 wherein the electrically conductive bond pad regions comprise aluminum; and wherein the electrically conductive caps include a second layer over a first layer; the first layer comprising nickel and the second layer comprising gold.

14. A method of assembling an integrated circuit package, comprising:

providing a semiconductor die having integrated circuitry associated therewith, the die comprising electrically conductive bond pad regions and electrically conductive caps over the bond pad regions, the electrically conductive caps being along a top surface of the die and including at least two different conductive layers, one of the at least two different conductive layers being an inner layer and the other being an outer layer;

providing an interposer having electrically conductive projections associated therewith;

utilizing vibrational energy having a frequency of at least about one kilohertz to bond balls directly to the electrically conductive projections; and

utilizing vibrational energy having a frequency of at least about one kilohertz to bond the balls to the electrically conductive caps.

15. The method of claim 14 wherein the balls comprise copper.

16. The method of claim 14 wherein the balls comprise gold.

17. The method of claim 16 wherein the bonding of the gold-containing balls to the electrically conductive projections occurs before the bonding of the gold-containing balls to the electrically conductive caps.

18. The method of claim 16 wherein the bonding of the gold-containing balls to the electrically conductive projections occurs after the bonding of the gold-containing balls to the electrically conductive caps.

19. The method of claim 18 further comprising:

after bonding of the gold balls to the electrically conductive caps, forming a layer of underfill across the top surface of the die and over the gold-containing balls and electrically conductive caps; and

pressing the electrically conductive projections through the underfill to directly contact the gold balls prior to bonding the electrically conductive projections to the gold-containing balls.

20. The method of claim 19 wherein the underfill comprises one or more of conductive film, conductive paste, non-conductive film and non-conductive paste.

21. The method of claim 14 wherein the electrically conductive bond pad regions comprise one or both of Al and Cu; and wherein one or more of the at least two different conductive layers of the electrically conductive caps include one or more of Ag, Au, B, Co, Cr, Ni, P, Pd, Pt, Ta, Ti, V and W.

22. The method of claim 14 wherein the electrically conductive bond pad regions comprise aluminum.

23. The method of claim 22 wherein the inner layer comprises nickel and the outer layer comprises gold.

24. A method of forming an integrated circuit package, comprising:

forming adhesion layers over bond pad regions of a semiconductor die;

forming electrically conductive inner layers over the adhesion layers, the electrically conductive inner layers comprising one or more of B, Co, Cr, Ni, P, Pt, Ta, Ti, V and W;

forming electrically conductive outer layers over the inner layers;

directly contacting the electrically conductive outer layers with electrically conductive structures;

directly contacting the electrically conductive structures with electrically conductive surfaces of a piece separate from the die; and

utilizing vibrational energy with a frequency of at least about one kilohertz to bond the electrically conductive outer layers to the electrically conductive structures; and

utilizing vibrational energy with a frequency of at least about one kilohertz to bond the electrically conductive surfaces to the electrically conductive structures.

25. The method of claim 24 wherein the electrically conductive structures are balls.

26. The method of claim 25 wherein the balls comprise copper.

27. The method of claim 25 wherein the balls comprise gold.

28. The method of claim 24 wherein the electrically conductive outer layers comprise one or more of Ag, Au, Cu and Pd.

29. The method of claim 28 wherein the electrically conductive surfaces comprise one or more of Ag, Au, Cu and Pd.

30. The method of claim 28 wherein the adhesion layers are palladium-containing layers.

31. The method of claim 28 wherein the adhesion layers are zinc-containing layers.

32. The method of claim 31 wherein the forming of the zinc-containing layers comprises:

first zincate activation of surfaces of the bond pad regions to form a first zinc-containing material;

removal of the first zinc-containing material; and

second zincate activation of surfaces of the bond pad regions to form a second zinc-containing material.

33. The method of claim 31 wherein the bond pad regions comprise aluminum or copper, and wherein the zinc-containing layers are formed directly against the aluminum or copper of the bond pad regions.

34. A method of forming an integrated circuit package, comprising:

forming zinc-containing layers over bond pad regions of a semiconductor die;

forming nickel-containing layers over the zinc-containing layers;

forming gold-containing layers over the nickel-containing layers;

directly contacting the gold-containing layers with gold-containing surfaces of one or more pieces separate from the die; and

utilizing vibrational energy with a frequency of at least about one kilohertz to bond the gold-containing layers to the gold-containing surfaces.

35. The method of claim 34 wherein the gold-containing surfaces are surfaces of gold-containing balls.

36. The method of claim 35 further comprising bonding the gold-containing balls to gold-containing projections of an interposer.

37. The method of claim 34 wherein the bond pad regions comprise aluminum or copper, and wherein the zinc-containing layers are formed directly against the aluminum or copper of the bond pad regions.

38. The method of claim 34 wherein the frequency of the vibrational energy is less than or equal to 240 kilohertz.

39. An integrated circuit package, comprising:

a semiconductor die having a bond pad region surface;

a zinc-containing layer over and directly against the bond pad region surface;

an electrically conductive inner layer over and directly against the zinc-containing layer, the inner layer comprising one or more of B, Co, Cr, Ni, P, Pt, Ta, Ti, V and W;

an electrically conductive outer layer over and directly against the inner layer;

a gold-containing structure directly bonded to the electrically conductive outer layer; and

an interposer having an electrically conductive bump material directly bonded to gold-containing structure.

40. The package of claim 39 wherein the gold-containing structure is a ball.

41. The package of claim 39 wherein the bond pad region surface consists of aluminum.

42. The package of claim 39 wherein the bond pad region surface consists of copper.

43. The package of claim 39 wherein the electrically conductive outer layer comprises one or more of Ag, Au and Pd.

44. The package of claim 39 wherein the electrically conductive bump material comprises one or more of Ag, Au, Cu and Pd.

45. The package of claim 39 wherein:

the electrically conductive outer layer consists of gold; and

the electrically conductive bump material consists of gold.

46. The package of claim 39 wherein:
the electrically conductive outer layer consists of gold; and
the electrically conductive bump material consists of copper.

47. The package of claim 39 wherein the electrically conductive outer layer comprises a surface; wherein the gold-containing structure comprises a surface that directly contacts a portion of the outer layer surface and that leaves a gap between another portion of the outer layer surface and the surface of the gold-containing structure; and further comprising a z-axis conductive material compressed in the gap between the surface of the gold-containing structure and the surface of the electrically conductive outer layer.




Fig 1
PRIOR ART




Fig 2
PRIOR ART




Fig 3




Fig 4




Fig 5




Fig 6






Fig 7



Фиг 8



Фиг 9



50
14
16
16
16
54
54
54
56
56
56
58
58
58
59
59
59
18
18
18
60
23
23
23
22
22
22
12
20
24
24
24
24

Fig. 10



50
14
54
16
16
16
56
56
56
60
60
54
54
60
12
58
58
58
59
59
59
59
18
18
18
60
23
23
23
22
22
22
20
24
24
24
24

Fig. 11




Fig 12

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2008/061169

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01L23/485 H01L21/60

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)
EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2004/229425 A1 (YAMAGUCHI KATSUMI [JP] ET AL) 18 November 2004 (2004-11-18) figures 1-4 paragraphs [0028] - [0039]	1-4,12
Y	US 2003/139004 A1 (YOSHIDA KOJI [JP]) 24 July 2003 (2003-07-24) figures 2,4,5 paragraphs [0026], [0040] - [0059]	1-47
Y	DE 103 43 180 A1 (BOSCH GMBH ROBERT [DE]) 14 April 2005 (2005-04-14) figures 1-5 paragraphs [0001] - [0037]	1-47
Y	US 2003/127747 A1 (KAJIWARA RYOICHI [JP] ET AL) 10 July 2003 (2003-07-10) paragraph [0039]	14-38

-/--

[X] Further documents are listed in the continuation of Box C.

[X] See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
13 August 2008	28/08/2008

Name and mailing address of the ISA/	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016	Crampin, Nicola

Form PCT/ISA/210 (second sheet) (April 2005)

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2008/061169

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 6 506 672 B1 (DAGENAIS MARIO [US] ET AL) 14 January 2003 (2003-01-14) column 2, lines 3-42	32
Y	US 2003/094481 A1 (HORIE SATOSHI [JP] ET AL) 22 May 2003 (2003-05-22) paragraphs [0003] - [0007]	38
Y	US 2007/013067 A1 (NISHIDA KAZUTO [JP] ET AL) 18 January 2007 (2007-01-18) abstract figures 1-4,6,14B paragraphs [0192] - [0206], [0211]	6-10,15, 19,20, 26,47
Y	US 2004/152292 A1 (BABINETZ STEPHEN [US] ET AL) 5 August 2004 (2004-08-05) paragraph [0013]	17

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/US2008/061169

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2004229425 A1	18-11-2004	NONE	
US 2003139004 A1	24-07-2003	CN 1462474 A	17-12-2003
		EP 1369911 A1	10-12-2003
		WO 02073686 A1	19-09-2002
		JP 2002270642 A	20-09-2002
DE 10343180 A1	14-04-2005	FR 2860102 A1	25-03-2005
US 2003127747 A1	10-07-2003	CN 1430272 A	16-07-2003
		JP 3891838 B2	14-03-2007
		JP 2003197673 A	11-07-2003
		TW 254398 B	01-05-2006
US 6506672 B1	14-01-2003	NONE	
US 2003094481 A1	22-05-2003	JP 3681676 B2	10-08-2005
		JP 2003152006 A	23-05-2003
		KR 20030040177 A	22-05-2003
		TW 269389 B	21-12-2006
US 2007013067 A1	18-01-2007	NONE	
US 2004152292 A1	05-08-2004	JP 2004282015 A	07-10-2004
		US 2007199974 A1	30-08-2007