(54) Title: MULTIPLE MEMORY CELLS AND METHOD

FIG. 1B

(57) Abstract: Memory devices and methods described are shown that provide improvements, including improved cell isolation for operations such as read and write. Further, methods and devices for addressing and accessing cells are shown that provide a simple and efficient way to manage devices with multiple cells associated with each access transistor. Examples of multiple cell devices include phase change memory devices with multiple cells associated with each access transistor.
MULTIPLE MEMORY CELLS AND METHOD

Related Application

This patent application claims priority benefit from U.S. Application No. 12/026,195 filed 5 February 2008 which is incorporated herein by reference.

Technical Field

This application relates generally to memory devices for storing data. A specific example of a memory device described in the present disclosure includes a memory with multiple memory cells associated with a given access transistor, wherein the memory cells are part of a structure such as a phase change memory device.

Background

There is an increasing demand for more memory capability on smaller chips in the semiconductor memory industry. Manufacturers are constantly trying to reduce the size of electronic components such as transistors, flash cells, memory bit storage devices etc. on memory chips to improve density and increase capacity. Also an increase in data access speed and an increase in data write speed are desirable.

Brief Description of the Drawings

FIG. 1A shows a top view of a memory device according to an embodiment of the invention.

FIG. 1B shows a cross section of the memory device from Figure 1A sectioned along line IB-IB.

FIG. 1C shows a circuit diagram of a portion of a memory device shown in Figure 1A.

FIG. 2A shows a top view of another memory device according to an embodiment of the invention.
FIG. 2B shows a cross section of the memory device from Figure 2A sectioned along line 2B-2B.

FIG. 2C shows a circuit diagram of a portion of a memory device shown in Figure 2A.

FIG. 3 shows a flow diagram of a method according to an embodiment of the invention.

FIG. 4A shows a top view of another memory device according to an embodiment of the invention.

FIG. 4B shows a cross section of the memory device from Figure 4A sectioned along line 4B-4B.

FIG. 4C shows a circuit diagram of a portion of a memory device shown in Figure 4A.

FIG. 5A shows a top view of another memory device according to an embodiment of the invention.

FIG. 5B shows a cross section of the memory device from Figure 5A sectioned along line 5B-5B.

FIG. 5C shows a circuit diagram of a portion of a memory device shown in Figure 5A.

FIG. 6 shows an information handling system including a memory device according to an embodiment of the invention.

Detailed Description

In the following detailed description of the invention, reference is made to the accompanying drawings that form a part hereof and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention.

The terms "wafer" and "substrate" used in the following description include any structure having an exposed surface with which to form an
integrated circuit (IC) structure of the invention. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing and may include other layers, such as silicon-on-insulator (SOI), etc. that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to include semiconductors and the term insulator or dielectric is defined to include any material that is less electrically conductive than the materials referred to as conductors.

The term "horizontal" as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term "vertical" refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as "on," "side" (as in "sidewall"), "higher," "lower," "over," and "under" are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate.

Figure IA shows a portion of a memory array 100. The illustration in figures such as IA are not necessarily drawn to scale, and are presented in to illustrate a rough idea of the physical architecture of the memory array 100. A block 102 is shown in the array 100. The block 102 is a multi-cell block that includes a first cell 118 and a second cell 120 associated with a single access transistor as will be shown in more detail in subsequent figures. A number of access lines such as access lines 110 are shown in the array 100 that are used to activate gates of access transistors associated with each block 102.

In one embodiment, the block 102 includes a phase change memory block. A phase change structure 114 is shown comprising the first cell 118 and the second cell 120. An example of a phase change material that could be used to form the phase change structure 114 includes a chalcogenide glass, although the invention is not so limited. A number of electrode select lines 112 are shown
coupled to the cells in the array 100 such as the first cell 118 and the second cell 120.

Figure IB illustrates the connection between the electrode select lines 112 and the components of the individual cells. The example cells 118 and 120 are shown in Figure IB. A first electrode 130 is shown coupled to the phase change structure 114, which is in turn coupled to a second electrode 132.

In operation, a phase of all or a portion of the phase change structure 114 is selected to correspond to a memory state, such as to provide a zero or a one designation in the logic of the memory array 100. In one embodiment, the phase of all, or a portion of a cell of the phase change structure 114 is altered between an amorphous state and a crystalline state. The respective phase states possess different electronic properties such as resistivity, therefore changing from one state to the other has the effect of programming the cell.

A dielectric 117 is shown adjacent to the phase change structure 114 to provide electrical isolation. In the example shown, the phase change structure 114 includes a ring like structure, or a structure having a perimeter, although other structures could be used, such as a cross like structure as illustrated in embodiments described below. In one example, geometry for the phase change structure 114 is selected to facilitate placement of other circuitry, such as electrode select lines, in an efficient manner to provide higher device density.

A rectifying device 116 is also shown in Figures IA and IB. Examples of rectifying devices include, but are not limited to, diodes, gate coupled field effect transistors, etc. One of ordinary skill in the art, having the benefit of the present disclosure, will recognize that any of a number of rectifying devices are possible. The rectifying device 116 is located between the electrode select line 112 and the first electrode 130. This configuration provides operational characteristics that will be discussed in more detail below.

Figure 1C illustrates a circuit diagram of a memory array similar to the array 100 illustrated in Figures IA and IB. A memory block 103 similar to the memory block 102 illustrated in Figures IA and IB is shown. A phase change cell 170 is illustrated.
In one method of operation, an access line 150 is activated to open gates of access transistors in the desired row, such as access transistor 156. In the embodiment illustrated in Figure 1C, a block select line 152 is activated to select a transfer line 154. A first cell select signal is used on cell line 160 to select the first electrode select line 166. Figure 1C illustrates a first transistor 162 and a second transistor 164 of opposite gate types. In one method of operation, the first electrode select line 166 is selected by driving cell select line 160 either high or low. By alternating gate types of transistors 162 and 164 in the array, half of the first electrode select lines 166 are enabled depending on whether cell select line 160 is driven high or low.

The example shown in Figure 1C, the phase change cell 170 is selected. A line 158, for example a constant voltage line, is coupled to the cell 170 and a signal travels through a rectifying device 172. The signal is further coupled to the phase change cell 170, and if the phase change cell is in a conductive state, the signal travels through the access transistor 156 and out to the transfer line 154.

In one embodiment, the rectifying device 172 as used with phase change cell 170 and the similar configuration throughout the array reduce or eliminate unwanted disturbances of other adjacent cells during operation of the array. The rectifying devices in the array stop signals, charges, etc. from traveling through other paths in the circuit and causing unwanted cell programming, noise, etc.

Figure 2A illustrates another embodiment of a memory array 200. A block 202 is shown in the array 200. The block 202 is a multi-cell block that includes four cells associated with a single access transistor as will be shown in more detail in subsequent figures. Cell 218 is illustrated as one of the four cells in the block 202.

In one embodiment, the block 202 includes a phase change memory block. A phase change structure 214 is shown comprising the four cells. As stated in previous examples, an example of a phase change material includes a chalcogenide glass, although the invention is not so limited. A number of electrode select lines 212 are shown coupled to the cells in the array 200.
Figure 2B illustrates the connection between the electrode select lines 212 and the phase change structure. An example cell similar to cell 218 is shown in Figure 2B. A first electrode 230 is shown coupled to the phase change structure 214, which is in turn coupled to a second electrode 232. The second electrode 232 is in turn connected to an access transistor (not shown) in selected embodiments.

A dielectric 217 is shown adjacent to the phase change structure 214 to provide electrical isolation. In the example shown, the phase change structure 214 includes a cross like structure. Although a cross like structure is shown, the invention is not so limited.

A rectifying device 216 is also shown in Figures 2A and 2B. As discussed above, examples of rectifying devices include, but are not limited to, diodes, gate coupled field effect transistors, etc. One of ordinary skill in the art, having the benefit of the present disclosure, will recognize that any of a number of rectifying devices are possible. The rectifying device 216 is located between the electrode select line 212 and the first electrode 230. As discussed above, this configuration helps to isolate phase change cells during operation of the array, providing better reading and writing characteristics with fewer errors.

The configuration shown in Figures 2A and 2B illustrates a separate structure as a rectifying device 216 for each cell such as cell 218. A rectifying device for each cell provides increased isolation from adjacent cells and improved array performance.

Figure 2C illustrates a circuit diagram of a memory array similar to the array 200 illustrated in Figures 2A and 2B. A memory block 203 similar to the memory block 202 illustrated in Figures 2A and 2B is shown. As discussed above, the memory block 203 is a four cell phase change memory block.

In one method of operation, an access line 250 is activated to open gates of access transistors in the desired row, such as access transistor 260. In the embodiment illustrated in Figure 2C, transfer line 252 is provided to transmit a signal to the transfer line sense circuitry such as a decoder and determine a state of the selected cell. In the embodiment shown, there are four cells associated
with each access transistor. The memory block 203, for example, includes four
phase change cells 272 each with an individual associated rectifying device 270.

Although a phase change memory device is described as an example, the
invention is not so limited. Other embodiments of the present invention include
multiple cell memory devices in general where more than one cell is associated
with a single access transistor. Other multiple cell technologies may include
examples such as magnetic storage cells, flash memory cells, etc.

In one embodiment, an electrode select line 254 is selected to select an
individual cell within the block 203. The further selection of the desired access
line 250 and transfer line 252 determine which block is written to or read.

In one embodiment, an electrode select line is selected according to a
decode rule. In the example shown in Figures 2A - 2C, a decode rule includes L
= 2*m + 4*n + k. In this rule example, "m" is a row number in the memory
array and "n" is a column number in the memory array. As described above,
"m" and "n" determine a desired access transistor. In this aile example, "k" is
an individual cell in the four cell memory block. Each cell "k" in this example is
assigned a number from 1-4. In this rule example, "L" is an electrode select line
number, with the first electrode select line on the left side of the circuit being
labeled "1" and each following electrode select line to the right being
incrementally numbered 2, 3, 4, etc.

Figure 3 illustrates a method of operation of a memory array with four
cells associated with each access transistor. One example of a memory array
with four cells associated with each access transistor is illustrated in Figures 2A
- 2C as discussed above. Other examples are also illustrated in subsequent
figures. As mentioned above, although a phase change memory is used as an
example, selected embodiments are not limited to phase change memory
configurations.

The operations in Figure 3 are used to select a desired four cell memory
block in an array of memory blocks. In the first operation, an access line is
activated to turn on a row of access transistors in a memory array. In the second
operation, a transfer line is selected that corresponds to a desired access
transistor in the row of access transistors. In the third operation, an electrode
select line is selected according to a decode rule such as the rule described above. Using the rule described above, only a single electrode select line is activated.

Figure 4A illustrates another embodiment of a memory array. A block 402 is shown in the array. The block 402 is a multi-cell block that includes four cells associated with a single access transistor as will be shown in more detail in subsequent figures. Cell 418 is illustrated as one of the four cells in the block 402.

In one embodiment, the block 402 includes a phase change memory block. A phase change structure 414 is shown comprising the four cells. As stated in previous examples, an example of a phase change material includes a chalcogenide glass, although the invention is not so limited. A number of electrode select lines 412 are shown coupled to the cells in the array.

Figure 4B illustrates the connection between the electrode select lines 412 and the components of the individual cells. An example cell similar to cell 418 is shown in Figure 4B. A first type semiconductor portion 415 such as p-type material is shown coupled to a pair of second type semiconductor portions 416 such as n-type. In one example, the opposite type semiconductor materials form a rectifying device that provides increased cell isolation. The second type semiconductor portions 416 are shown coupled to the phase change structure 414, which is in turn coupled to a second electrode 432. The second electrode 432 is in turn connected to an access transistor (not shown) in selected embodiments. Alternatively, the second type semiconductor portions 416 are coupled to the phase change structure 414 through an additional conductive intermediate layer.

A dielectric 417 is shown adjacent to the phase change structure 414 to provide electrical isolation. In the example shown, the phase change structure 414 includes a cross like structure. Although a cross like structure is shown, the invention is not so limited.

As discussed above, the first type semiconductor portion 415 and the second type semiconductor portions 416 function as a rectifying device. The rectifying device is coupled to the electrode select line 412 using a contact 413.
A contact, such as contact 413, is an embodiment of an electrode as recited in the following claims. The rectifying device is in turn coupled to the phase change structure 414. As discussed above, this configuration helps to isolate phase change cells during operation of the array, providing better reading and writing characteristics with fewer errors.

The configuration shown in Figures 4A and 4B illustrates one rectifying structure for every two cells such as cell 418. In the example shown in Figures 4A and 4B, there are two rectifying devices included in a single rectifying structure. A rectifying device for each cell provides increased isolation from adjacent cells and improved array performance.

Figure 4C illustrates a circuit diagram of a memory array similar to the array illustrated in Figures 4A and 4B. A memory block 403 similar to the memory block 402 illustrated in Figures 4A and 4B is shown. As discussed above, the memory block 403 is a four cell phase change memory block.

In one method of operation, an access line 450 is activated to open gates of access transistors in the desired row, such as access transistor 460. In the embodiment illustrated in Figure 4C, transfer line 452 is provided to transmit a signal to the transfer line sense circuitry and determine a state of the selected cell. In the embodiment shown, there are four cells associated with each access transistor. The memory block 403, for example, includes four phase change cells 472 each with an individual associated rectifying device 470.

Although a phase change memory device is described as an example, the invention is not so limited. Other embodiments of the present invention include multiple cell memory devices in general where more than one cell is associated with a single access transistor. Other multiple cell technologies may include examples such as magnetic storage cells, flash memory cells, etc.

In one embodiment, an electrode select line 454 is selected to select an individual cell within the block 403. The further selection of the desired access line 450 and transfer line 452 determine which block is written to or read.

In one embodiment, electrode select lines are selected according to a selection rule. In the example shown in Figures 4A - 4C, a decode rule includes \( L = 2^m + 2^n + k \). In this rule example, "m" is a row number in the memory block.
array and "n" is a column number in the memory array. As described above, "m" and "n" determine a desired access transistor. In this rule example, "k" is an individual cell in the four cell memory block. Each cell "k" in this example is assigned a number from 1-4. In this rule example, "L" is an electrode select line number, with the first electrode select line on the left side of the circuit being labeled "1" and each following electrode select line to the right being incrementally numbered 2, 3, 4, etc.

Figure 5A illustrates another embodiment of a memory array. A block 502 is shown in the array. The block 502 is a multi-cell block that includes four cells associated with a single access transistor as will be shown in more detail in subsequent figures. Cell 518 is illustrated as one of the four cells in the block 502.

In one embodiment, the block 502 includes a phase change memory block. A phase change structure 514 is shown comprising the four cells. As stated in previous examples, an example of a phase change material includes a chalcogenide glass, although the invention is not so limited. A number of electrode select lines 512 are shown coupled to the cells in the array.

Figure 5B illustrates the connection between the electrode select lines 512 and the components of the individual cells. An example cell similar to cell 518 is shown in Figure 5B. A first type semiconductor portion 515 such as p-type material is shown coupled to a four second type semiconductor portions 516 such as n-type. In one example, the opposite type semiconductor materials form a rectifying device that provides increased cell isolation. The second type semiconductor portions 516 are shown coupled to the phase change structure 514, which is in turn coupled to a second electrode 532. The second electrode 532 is in turn connected to an access transistor (not shown) in selected embodiments. As described above, alternatively, the second type semiconductor portions 516 are coupled to the phase change structure 514 through an additional conductive intermediate layer.

A dielectric 517 is shown adjacent to the phase change structure 514 to provide electrical isolation. In the example shown, the phase change structure
514 includes a cross like structure. Although a cross like structure is shown, the invention is not so limited.

As discussed above, the first type semiconductor portion 515 and the second type semiconductor portions 516 function as a rectifying device. The rectifying device is coupled to the electrode select line 512 using a contact 513. The rectifying device is in turn coupled to the phase change structure 514. As discussed above, this configuration helps to isolate phase change cells during operation of the array, providing better reading and writing characteristics with fewer errors.

The configuration shown in Figures 5A and 5B illustrates one rectifying structure for every four cells such as cell 518. In the example shown in Figures 5A and 5B, there are four rectifying devices included in a single rectifying structure. A rectifying device for each cell provides increased isolation from adjacent cells and improved array performance.

Figure 5C illustrates a circuit diagram of a memory array similar to the array illustrated in Figures 5A and 5B. A memory block 503 similar to the memory block 502 illustrated in Figures 5A and 5B is shown. As discussed above, the memory block 503 is a four cell phase change memory block.

In one method of operation, an access line 550 is activated to open gates of access transistors in the desired row, such as access transistor 560. In the embodiment illustrated in Figure 5C, transfer line 552 is provided to transmit a signal to the transfer line sense circuitry and determine a state of the selected cell. In the embodiment shown, there are four cells associated with each access transistor. The memory block 503, for example, includes four phase change cells 572 each with an individual associated rectifying device 570.

Although a phase change memory device is described as an example, the invention is not so limited. Other embodiments of the present invention include multiple cell memory devices in general where more than one cell is associated with a single access transistor. Other multiple cell technologies may include examples such as magnetic storage cells, flash memory cells, etc.
In one embodiment, an electrode select line 554 is selected to select an individual cell within the block 503. The further selection of the desired access line 550 and transfer line 552 determine which block is written to or read.

In one embodiment, an electrode select line is selected according to a decode rule. In the example shown in Figures 5A - 5C, a decode rule includes \( L = m + 2\times n + k - 3 \). In this rule example, "m" is a row number in the memory array and "n" is a column number in the memory array. As described above, "m" and "n" determine a desired access transistor. In this rule example, "k" is an individual cell in the four cell memory block. Each cell "k" in this example is assigned a number from 1-4. In this rule example, "L" is an electrode select line number, with the first electrode select line on the left side of the circuit being labeled "1" and each following electrode select line to the right being incrementally numbered 2, 3, 4, etc.

Although a number of examples are shown with various rectifying device architecture and associated electrode select line rules, the invention is not so limited. Additionally, although four cell per access transistor and two cell per access transistor embodiments are shown, the invention can be used with other multiple cell configurations. Using memory device configurations shown, and methods described herein, multiple cell memory devices are provided with improvements, including improved cell isolation for operations such as read and write. Further, methods and devices for addressing and accessing cells are shown that provide a simple and efficient way to manage devices with multiple cells associated with each access transistor. Using such configurations with a phase change memory provides high read and write speeds compared to other memories such as flash. Configurations as described herein further provide efficient device construction and selection of each phase change cell.

An embodiment of an information handling system such as a computer is included in subsequent figures to show an embodiment of a high-level device application for the present invention. FIG. 6 is a block diagram of an information handling system 600 incorporating at least one chip or chip assembly 604 that includes a memory device according to an embodiment of the invention. Information handling system 600 is merely one embodiment of an
electronic system in which the present invention can be used. Other examples include, but are not limited to, personal data assistants (PDAs), cellular telephones, MP3 players, aircraft, satellites, military vehicles, etc.

In this example, information handling system 600 comprises a data processing system that includes a system bus 602 to couple the various components of the system. System bus 602 provides communications links among the various components of the information handling system 600 and may be implemented as a single bus, as a combination of busses, or in any other suitable manner.

Chip assembly 604 is coupled to the system bus 602. Chip assembly 604 may include any circuit or operably compatible combination of circuits. In one embodiment, chip assembly 604 includes a processor 606 that can be of any type. As used herein, "processor" means any type of computational circuit such as, but not limited to, a microprocessor, a microcontroller, a graphics processor, a digital signal processor (DSP), or any other type of processor or processing circuit.

In one embodiment, a memory chip 607 is included in the chip assembly 604. Those skilled in the art will recognize that a wide variety of memory device configurations may be used in the chip assembly 604. Acceptable types of memory chips include, but are not limited to, Dynamic Random Access Memory (DRAJvIs) such as SDRAMs, SLDRAMs, RDRAMs and other DRAMs. Memory chip 607 can also include non-volatile memory such as flash memory. In one embodiment, the memory chip 607 includes a phase change random access memory (PCRAM).

In one embodiment, additional logic chips 608 other than processor chips are included in the chip assembly 604. An example of a logic chip 608 other than a processor includes an analog to digital converter. Other circuits on logic chips 608 such as custom circuits, an application-specific integrated circuit (ASIC), etc. are also included in one embodiment of the invention.

Information handling system 600 may also include an external memory 611, which in turn can include one or more memory elements suitable to the particular application, such as one or more hard drives 612, and/or one or more
drives that handle removable media such as floppy diskettes, compact disks (CDs), digital video disks (DVDs), and the like. A memory constructed as described in examples above is included in the information handling system 600.

Information handling system 600 may also include a display device 609 such as a monitor, additional peripheral components 610, such as speakers, etc. and a keyboard and/or controller 614, which can include a mouse, trackball, game controller, voice-recognition device, or any other device that permits a system user to input information into and receive information from the information handling system 600.

While a number of embodiments of the invention are described, the above lists are not intended to be exhaustive. Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. It is to be understood that the above description is intended to be illustrative and not restrictive. Combinations of the above embodiments, and other embodiments, will be apparent to those of skill in the art upon reviewing the above description. The scope of the invention includes any other applications in which the above structures and methods are used. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
What is claimed is:

1. A memory device, comprising:
   a first electrode;
   a second electrode, the second electrode coupled to the first electrode through a resistance switching material, selectable between a first state, and a second state with higher resistance than the first state; and
   a rectifying device coupled to the first electrode.

2. The memory device of claim 1, wherein a plurality of second electrodes are coupled to the first electrode through the resistance switching material.

3. The memory device of claim 1, wherein the rectifying device is located between an electrode select line and the first electrode.

4. The memory device of claim 1, wherein the rectifying device is located between the first electrode and the resistance switching material.

5. The memory device of claim 1, wherein the resistance switching material includes a phase change material capable of changing between a first conductive phase and a second phase that is less conductive than the first phase.

6. The memory device of claim 5, wherein the phase change material includes a chalcogenide glass.

7. The memory device of claim 1, wherein the resistance switching material forms a ring-like structure having a plurality of portions, wherein each of the portions comprise a respective one of a plurality of cells of the memory device.

8. The memory device of claim 7, wherein the plurality of cells includes two cells.
9. The memory device of claim 7, wherein the plurality of cells includes four cells.

10. The memory device of claim 9, wherein the ring-like structure includes a cross shaped structure.

11. The memory device of claim 1, wherein the rectifying device includes a diode.

12. The memory device of claim 7, wherein the rectifying device includes a plurality of rectifying devices.

13. The memory device of claim 1, further including an access transistor coupled to the first electrode.

14. The memory device of claim 1, wherein the first electrode and the second electrode are included in a number of multicell blocks, each block including:

   a number of second electrodes coupled to a single first electrode by a phase change material capable of changing between a first conductive phase and a second phase that is less conductive than the first phase; and

   a rectifying device coupled to the first electrode of each multicell block.

15. The memory device of claim 14, wherein a plurality of rectifying devices in the number of multicell blocks are located between electrode select lines and the first electrodes.

16. The memory device of claim 14, wherein a plurality of rectifying devices in the number of multicell blocks are located between the first electrodes and the phase change material.

17. The memory device of claim 14, wherein the phase change material forms a ring-like structure having a plurality of portions.
18. The memory device of claim 17, wherein the ring-like structure includes a cross shaped structure.

19. The memory device of claim 14, wherein the rectifying devices include diodes.

20. The memory device of claim 14, wherein the rectifying devices include a plurality of rectifying devices for each multicell block.

21. A method, comprising:
   activating a plurality of access transistors in a memory array;
   selecting a memory cell in a memory block, wherein there are multiple phase change cells associated with each access transistor; and
   detecting an electrical signal that passes through a rectifying device and a respective one of the memory cells.

22. The method of claim 21, wherein selecting a memory cell in a memory block includes selecting a memory cell in a four cell memory block.

23. The method of claim 22, wherein selecting comprises selecting according to a selection rule.

24. The method of claim 22, wherein selecting according to a selection rule comprises \( L = 2^m + 4^n + k \);

25. The method of claim 22, wherein selecting according to a selection rule comprises \( L = 2^m + 2^n + k \);
wherein m is a row number in the memory array and n is a column number in the memory array, and m and n determine the desired access transistor;

wherein k is an individual cell in the four cell memory block and k is chosen from a group consisting of 1, 2, 3, and 4; and

wherein L is an electrode select line number.

26. The method of claim 22, wherein selecting according to a selection rule comprises $L = m + 2^n + k - 3$;

wherein m is a row number in the memory array and n is a column number in the memory array, and m and n determine the desired access transistor;

wherein k is an individual cell in the four cell memory block and k is chosen from a group consisting of 1, 2, 3, and 4; and

wherein L is an electrode select line number.
FIG. 2C
ACTIVATING A WORDLINE TO TURN ON A ROW OF ACCESS TRANSISTORS IN A MEMORY ARRAY

SELECTING A BITLINE CORRESPONDING TO A DESIRED ACCESS TRANSISTOR IN THE ROW OF ACCESS TRANSISTORS, WHEREIN THE DESIRED ACCESS TRANSISTOR CONTROLS ACCESS TO THE DESIRED FOUR BIT MEMORY BLOCK

USING A SELECTION RULE TO CHOOSE AN ELECTRODE SELECT LINE FROM A PLURALITY OF ELECTRODE SELECT LINES, THEREBY ACTIVATING A DESIRED BIT IN THE FOUR BIT MEMORY BLOCK

FIG. 3
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

HOIL 27/115(2006.01)i, HOIL 21/8247(2006.01)j

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC HOIL 29/768, G11C 11/00, G11C 17/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean Utility models and applications for Utility models since 1975

Japanese Utility models and applications for Utility models since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKIPASS(KIPO internal) "pram, resistance, change, rectify"

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No</th>
</tr>
</thead>
<tbody>
<tr>
<td>X A</td>
<td>US 2006/0154432 A1 (ARAI, N et al.) 13 July 2006</td>
<td>1-6, 11, 13</td>
</tr>
<tr>
<td></td>
<td>See the abstract, figs IA, IB and 14, paras [0284]-[0285], [0359]-[0361], claim 4</td>
<td>7-10, 12, 14-26</td>
</tr>
<tr>
<td></td>
<td>See the abstract, fig 1, paras [0010]-[0011] and [0051]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>See the abstract, figs 4, 8, and 11, paras [0047], [0079]-[0080]</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>US 6,937,505 B2 (MORIKAWA, Y) 30 August 2005</td>
<td>1-26</td>
</tr>
<tr>
<td></td>
<td>See the abstract, figs 1, 2, 4, 7, 9, 10, and 15, col 6 lines 11-28, 46-60, col 7 lines 15-23, and col 8 line 33-col 9 line 3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>See the abstract, figs 8 and 14, paras [0061]-[0062]</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>US 7,236,393 B2 (CHO, B H et al.) 26 June 2007</td>
<td>1-26</td>
</tr>
<tr>
<td></td>
<td>See the abstract, fig 3, col 4 line 66-col 5 line 26</td>
<td></td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C

See patent family annex

Date of the actual completion of the international search

29 JUNE 2009 (29 06 2009)

Date of mailing of the international search report

29 JUNE 2009 (29.06.2009)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
Government Complex-Daejeon, 139 Seonsa-ro, Seo-gu, Daejeon 302-701, Republic of Korea

Facsimile No 82-42-472-7140

Authorized officer
Park Ji Eun

Telephone No 82-42-481-8537
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>US 7372726 B2</td>
<td>13.05.2008</td>
</tr>
</tbody>
</table>