

(43) Date of A Publication 30.07.1997

(21) Application No **9601693.6**

(22) Date of Filing **27.01.1996**

(71) Applicant(s)

**Motorola Israel Limited**

**(Incorporated in Israel)**

**16 Kremenetski Street, Tel Aviv 67899, Israel**

(72) Inventor(s)

**David Galanti**

**Eitan Zmora**

**Avner Goren**

(74) Agent and/or Address for Service

**Sarah J Spaulding**

**Motorola Limited, European Intellectual Property  
Operation, Midpoint, Alencon Link, BASINGSTOKE,  
Hampshire, RG21 7PL, United Kingdom**

(51) INT CL<sup>6</sup>

**G06F 12/00**

(52) UK CL (Edition O )

**G4A AMG1**

(56) Documents Cited

**GB 1564031 A**

**US 4245305 A**

(58) Field of Search

UK CL (Edition O ) **G4A AMB AMG1**


INT CL<sup>6</sup> **G06F 12/00 12/02**

Online: **WPI**


(54) **Memory accessing**

(57) A microprocessor has RAS and CAS outputs for exclusive coupling, via a bus, to RAS and CAS inputs of a private DRAM. The microprocessor has a DRAM Control Register having at least one bit which is set to designate whether the DRAM is private to the microprocessor, a read circuit which reads the one bit and determines whether the bit is set, and a control logic circuit coupled to the read circuit for controlling functions of the microprocessor according to whether the DRAM is private to it.

If the DRAM is private, and successive cells to be accessed are within the same page, the RAS input can remain asserted, shortening the access time.



**FIG.1**



*FIG. 1*






FIG. 2



## MICROPROCESSOR AND SYSTEM

Field of the Invention

5 This invention relates to microprocessors, and more particularly to microprocessors for use in systems with Dynamic Random Access Memories (DRAMs).

Background of the Invention

10

In many known processing systems there are several processors, or other circuits which include a processing unit (hereinafter referred to as masters), which are coupled to a common bus so that they can all access various slave devices also coupled to the bus, such as various types of memory devices, e.g. DRAMs, Static Random Access Memories (SRAMs),  
15 Read Only Memories (ROMs), or other types of peripheral devices, e.g. storage devices or communications interfaces. In some instances, however, a particular DRAM is only ever accessed by a single master device, so that it can be considered proprietary or private to that one master  
20 device.

The DRAMs are provided with Row Access Strobe (RAS) and Column Access Strobe (CAS) line inputs which are used for addressing a particular memory cell by its row and column address for both reading the  
25 cell and writing to the cell. A feature of the use of the RAS and CAS lines for addressing is that the RAS input is used to designate a so-called page of the DRAM, while the CAS input designates a particular location or address within that page, so that, as long as successive cells to be addressed are within the same page (so-called fast page mode), only the  
30 CAS input need be changed and the RAS input can remain asserted but does not need to be read each time, thus shortening the access cycle. This can only happen, of course, as long as the same master device has control of the bus, so that it can be sure that no other master device has accessed another page of the DRAM in between two of its accesses. Thus, every time  
35 the master device gains bus control, it must address using both RAS and CAS lines (so-called out-of-page access), which involves more time.

Furthermore, as is well known, DRAMs need to be refreshed in order for them to maintain the data in their memory cells, and this can be done by enabling first the CAS input and then the RAS input, instead of the RAS input first followed by the CAS input, as is done for addressing. Such  
5 refreshing needs to be done regularly so that the master device which controls the refreshing must obtain bus control, perform the refreshing and then relinquish control of the bus. This uses up valuable bus time, which could have been used by other master devices.

10 The present invention therefore seeks to provide a microprocessor for use with a private DRAM which overcomes, or at least reduces the above-mentioned problems of the prior art. The term "microprocessor" hereafter is intended to include all master devices.

15 Summary of the Invention

According to a first aspect of the present invention, there is provided a microprocessor having at least RAS and CAS outputs for exclusive coupling, via a bus, to RAS and CAS inputs of a private DRAM, the  
20 microprocessor comprising a DRAM Control Register having at least one bit which is set to designate whether the DRAM is private to the microprocessor, a read circuit which reads the one bit and determines whether the bit is set, and a control logic circuit coupled to the read circuit for controlling functions of the microprocessor according to whether the  
25 DRAM is private to it.

In one embodiment, the control logic circuit controls a DRAM refresh function of the microprocessor such that the microprocessor performs the DRAM refresh function using the RAS and CAS outputs without issuing a  
30 request for, nor assuming, control of the bus, when the one bit is set to indicate that the DRAM is private.

In another embodiment, the control logic circuit controls a DRAM addressing function of the microprocessor to allow the microprocessor to  
35 relinquish control of the bus without releasing the RAS and CAS lines, thereby allowing fast page mode access to the DRAM the next time the microprocessor has control of the bus, when the one bit is set to indicate that the DRAM is private.

According to a second aspect of the present invention, there is provided a system comprising a microprocessor having address, control, data, RAS and CAS pins respectively coupled to address, control, data, RAS and CAS lines of a bus, at least one DRAM having address, control, data, RAS and CAS pins respectively coupled to the address, control, data, RAS and CAS lines of the bus, the DRAM being private to the microprocessor and the RAS and CAS pins of the DRAM and the microprocessor being logically tied together so that the microprocessor cannot access any other DRAM and the DRAM cannot be accessed by any other microprocessor, the microprocessor comprising a DRAM Control Register having at least one bit which is set to designate that the DRAM is private to the microprocessor, a read circuit which reads the one bit and determines whether the bit is set, and a control logic circuit coupled to the read circuit, the control logic circuit controlling a DRAM refresh function of the microprocessor such that the microprocessor performs the DRAM refresh function using the RAS and CAS lines of the bus without issuing a request for, nor assuming, control of the bus, when the bit is set, and the control logic circuit controlling a DRAM addressing function of the microprocessor, when the bit is set to allow the microprocessor, if desired, to relinquish control of the bus without releasing the RAS and CAS lines, thereby allowing in-page access to the DRAM the next time the microprocessor has control of the bus.

In this way, the DRAM is able to be refreshed while the processor is not the bus master, and may be accessed in fast 'page mode' immediately after gaining mastership, without the need to drive row address on the address bus, and to assert RAS before.

Brief Description of the Drawings

One embodiment of the invention will now be more fully described, by way of example, with reference to the drawings, in which:

FIG. 1 shows a processor and DRAM arrangement according to the invention;

FIG. 2 shows a timing diagram for a refresh function for the processor and DRAM of FIG. 1; and,

5 FIG. 3 shows a timing diagram for a prior art addressing function of a processor and DRAM.

FIG. 4 shows a timing diagram for a fast page mode addressing function for the processor and DRAM of FIG. 1.

10

### Detailed Description of a Preferred Embodiment

Referring to FIG.1, there is shown a processor and DRAM arrangement  
10. A processor 15 comprises a programmable register 20, which is  
15 termed DCR (DRAM Control Register). The DCR 20 contains a status bit 30. The processor is coupled to various other devices via a bus 25. The bus 25 includes a bus grant (BG) line, a bus busy (BB) line and a bus request (BR) line, and is managed by an arbitrator (not shown).

20 A bus master 35 of the arrangement, is coupled to the bus 25 and includes a bus control block 40, which provides control of the bus. A DRAM 45 is also coupled to the bus 25 and includes a DRAM control block 50, which provides control of the DRAM 45. The DRAM 45 has RAS and CAS lines (not shown). If the status bit 30 of the DCR 20 is set, then the DRAM 45 is  
25 effectively private to the processor 15, and the RAS and CAS lines are driven exclusively by the processor 15.

The bus control block 40 includes a bus grant (BG) input 60, a bus busy (BB) output 65 and a bus request (BR) 70 output coupled to the respective lines of  
30 the bus 25. The DRAM control block has outputs CAS 80 and RAS 75, to control the CAS and RAS lines of the DRAM 45. The status bit 30 of the DCR 20 is arranged to be read in parallel by the bus control block 40 and the DRAM control block 50, via the bus 25.

35 In operation, and referring now also to FIG.2, there is shown a refresh sequence, which does not require mastership of the bus 25 by the processor 15. All control lines shown are pull-up (logical 1=low voltage level).



Section 100 shows the bus release in which BR 70 is negated at the end of bus activity, BG 60 is negated by the arbitrator, and as a result BB 65 is negated by the processor 15. After the negation of BB 65, in section 200, all the processor 15 outputs become tristate (floating). Another processor (not  
5 shown) becomes master of the bus 25, and it asserts BB 65 to signal it's  
mastership. If the bit 30 is set in the DCR 20, the RAS 75 and CAS 80 lines  
continue to be driven by the processor 15, and do not become tristate.

In section 300 the DRAM control block 50 keeps driving the RAS line 75  
10 asserted, when mastership is lost, as it was asserted before. Then the  
DRAM control block 50 starts the refresh operation (driving CAS 80 before  
RAS 75) immediately as the need is detected, the control block 40  
controlling a DRAM refresh function of the processor 15 such that the  
15 processor 15 performs the DRAM refresh function using the RAS 75 and  
CAS 80 lines of the bus 25 without issuing a request for, nor assuming,  
control of the bus 25. The refresh is performed by asserting CAS 80 before  
RAS 75.

In contrast a prior art arrangement requests mastership of the bus when  
20 the need to refresh the external DRAM is detected. Mastership has then to  
be granted before the actual refresh starts. This is also the case if the  
status bit 30 is not set.

Referring now also to FIG.3 and FIG.4, there is shown the possibility to do  
25 first access of the DRAM 45 after mastership is gained, as 'page mode'  
access. Sections 101, 201, 301 and 401 of FIG.3 represent stages in a prior  
art arrangement. Sections 102, 202, 302 and 402 of FIG.4 represent stages  
found in the 'page mode' access.

30 In sections 101 and 102 the row address is driven, and RAS 75 is asserted.  
In sections 201 and 202 two column addresses are driven one after the  
other, and CAS 80 is asserted and negated accordingly. Near the end of  
this period BG 60 is negated to signal that bus mastership is lost by the  
processor 15.

35

If the status bit 30 of the DCR 20 is set, then in section 302 the bus 25 is  
released, RAS 75 is kept driven active and CAS 80 is kept driven negated.

In a prior art arrangement as shown in section 301 RAS 75 is first negated, then tristated, CAS 80, being already negated, and now tristated.

5 In time period 402 the bus mastership is owned again by the processor 15, which starts immediately with column address driving, followed by CAS 80 assertion, and so on, thus the access time of the first access is much shorter.

10 In contrast, a prior art DRAM control block performs a complete access routine, as shown in section 401, with all the needed stages, row address driving, RAS assertion, column address driving, CAS assertion, etc. Again, this is also the case if the status bit 30 is not set.

15 It will be appreciated that although only one particular embodiment of the invention has been described in detail, various modifications and improvements can be made by a person skilled in the art without departing from the scope of the present invention.

Claims

1. A microprocessor having at least RAS and CAS outputs for  
5 exclusive coupling, via a bus, to RAS and CAS inputs of a private DRAM,  
the microprocessor comprising a DRAM Control Register having at least  
one bit which is set to designate whether the DRAM is private to the  
microprocessor, a read circuit which reads the one bit and determines  
whether the bit is set, and a control logic circuit coupled to the read circuit  
10 for controlling functions of the microprocessor according to whether the  
DRAM is private to it.
  
2. The microprocessor of claim 1, wherein the control logic circuit  
controls a DRAM refresh function of the microprocessor such that the  
15 microprocessor performs the DRAM refresh function using the RAS and  
CAS outputs without issuing a request for, nor assuming, control of the  
bus, when the one bit is set to indicate that the DRAM is private.
  
3. The microprocessor of claim 1 or claim 2 wherein the control logic  
20 circuit controls a DRAM addressing function of the microprocessor to  
allow the microprocessor to relinquish control of the bus without releasing  
the RAS and CAS lines, thereby allowing fast page mode access to the  
DRAM the next time the microprocessor has control of the bus, when the  
one bit is set to indicate that the DRAM is private.  
25
  
4. A microprocessor system comprising:  
a microprocessor having address, control, data, RAS and CAS pins  
respectively coupled to address, control, data, RAS and CAS lines of a bus;  
at least one DRAM having address, control, data, RAS and CAS pins  
30 respectively coupled to the address, control, data, RAS and CAS lines of the  
bus, the DRAM being private to the microprocessor and the RAS and CAS  
pins of the DRAM and the microprocessor being logically tied together so  
that the microprocessor cannot access any other DRAM and the DRAM  
cannot be accessed by any other microprocessor;  
35 wherein the microprocessor comprises a DRAM Control Register having  
at least one bit which is set to designate that the DRAM is private to the  
microprocessor, a read circuit which reads the one bit and determines  
whether the bit is set, and a control logic circuit coupled to the read circuit,

the control logic circuit controlling a DRAM refresh function of the microprocessor such that the microprocessor performs the DRAM refresh function using the RAS and CAS lines of the bus without issuing a request for, nor assuming, control of the bus, when the bit is set, and the control

5 logic circuit controlling a DRAM addressing function of the microprocessor, when the bit is set to allow the microprocessor, if desired, to relinquish control of the bus without releasing the RAS and CAS lines, thereby allowing in-page access to the DRAM the next time the microprocessor has control of the bus.



Application No: GB 9601693.6  
Claims searched: 1 - 4

Examiner: Paul Nicholls  
Date of search: 26 March 1996

**Patents Act 1977**  
**Search Report under Section 17**

**Databases searched:**

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK CI (Ed.O): G4A (AMB, AMG1)

Int CI (Ed.6): G06F 12/00, 12/02

Other: Online: WPI

**Documents considered to be relevant:**

Category	Identity of document and relevant passage	Relevant to claims
A	GB 1,564,031 A (INTERNATIONAL STANDARD) - Whole document	-
A	US 4,245,305 A (GECHELE) - Whole document	-

X Document indicating lack of novelty or inventive step  
Y Document indicating lack of inventive step if combined with one or more other documents of same category.

& Member of the same patent family

A Document indicating technological background and/or state of the art.  
P Document published on or after the declared priority date but before the filing date of this invention.

E Patent document published on or after, but with priority date earlier than, the filing date of this application.