METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT CARRIER

A method of manufacturing an integrated circuit carrier (10) includes providing a substrate. At least one receiving zone (12) for an integrated circuit (14) is demarcated on the substrate. A plurality of island-defining portions (16) is arranged about each of the receiving zones (12). Rigidity receiving arrangements (22) are created between neighboring island-defining portions (16) by removing material from the substrate.
CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report
— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.
METHOD OF MANUFACTURING
AN INTEGRATED CIRCUIT CARRIER

Field of the Invention

This invention relates to integrated circuit packages. More particularly, the invention relates to a method of manufacturing an integrated circuit carrier for an integrated circuit package.

Background to the Invention

Due to the ever-increasing number of connections (pincount) of integrated circuits, the use of ball grid array packages to connect integrated circuits to printed circuit boards is increasing. This facilitates the redistribution of a very fine pitch of flip-chip bump array of the integrated circuit to a much larger pitch ball grid array for attachment to the printed circuit board (PCB).

The carrier is often referred to as an interposer and can be fabricated from different materials such as ceramic, or a plastics material such as bismaleimide triazine (BT).

The carrier also functions as a heat sink by removing thermal energy from the integrated circuit by thermal conduction. Accordingly, the carrier is subjected to thermal strains.

In addition, an electronic package assembly comprising the integrated circuit, the carrier and the PCB has a number of different materials with different mechanical properties. Complex thermal stresses can occur inside the package during operation due to non-uniform temperature distributions, geometry, material construction and thermal expansion mismatches.

Typically, these days the integrated circuit is electrically connected to the carrier by a ball grid array of gold or solder bumps. Similarly, the carrier is electrically connected to the PCB by a further, larger ball grid array of solder balls. The thermo-mechanical stresses are typically severest at the solder ball interfaces between the PCB and the carrier. This can result in shearing of the solder ball connection. The problem is amplified by an increase in edge length of the carrier because of an increase in the thermal strain differences between the PCB and the carrier. An increase in edge length of the carrier is typically associated with an increase in the number of integrated circuit connections and solder balls.
Current ball grid array design is, presently, at the limit of reliability for typical integrated circuit pin counts.

Typically, a solder ball has a peak elastic shear strain value of around 0.08%. Computational experiments done by the applicant using a 500 micron thick solid Silicon carrier, 500 micron diameter solder balls at 1 millimeter pitch, a 700 micron thick PCB and a 16 millimeter side silicon chip indicated a peak shear strain value of 1.476% in the outermost ball of the package which is far above the plastic yield value of the solder ball.

This result is to be expected as the balls at the outermost edge of the package experience the greatest amount of translational shear.

As indicated in the publication of the Assembly and Packaging Section of the International Technology Road Map for Semiconductors, - 1999 Edition (copy attached), the most recent edition available at the time of filing the present application, in Table 59a at page 217, a pin count of a high performance integrated circuit has of the order of 1800 pins. The technology requirements in the near term, i.e. until the year 2005 indicate that, for high performance integrated circuits, a pin count exceeding 3,000 will be required for which, as the table indicates, there is, to date, no known solution. Similarly, in Table 59b of that publication, at page 219, in the longer term, until approximately the year 2014, a pin count for high performance integrated circuit packages of the order of 9,000 will be required. Again, as indicated in the table, there is no known solution for this type of package.

These aspects are the focus of the present invention.

**Summary of the Invention**

According to the invention there is provided a method of manufacturing an integrated circuit carrier the method including the steps of

- providing a substrate;
- demarcating at least one receiving zone for an integrated circuit on the substrate and a plurality of island-defining portions arranged about said at least one receiving zone; and
- creating rigidity-reducing arrangements between neighboring island-defining portions by removing material from the substrate.

The method may include forming electrical contacts in said at least one receiving zone and forming an electrical terminal in each island-defining portion, each electrical
terminal being electrically connected via a track of a circuitry layer to one of the electrical contacts.

Accordingly, the method may include forming the circuitry layer on a surface of the substrate by depositing a metal layer on the substrate. Then, the method may include etching the metal layer to form tracks.

The method may include demarcating said at least one receiving zone and the island-defining portions by means of a mask applied to a surface of the substrate.

The method may then include removing the material of the substrate to create the rigidity-reducing arrangements by etching through the substrate after the exposure of the substrate, carrying the mask, to light.

Preferably, the method includes forming the rigidity-reducing arrangements by means of a re-entrant etch to improve heat sink capabilities of the carrier.

The method may include creating secondary rigidity-reducing arrangements between each of those island-defining portions bordering said at least one receiving zone and said at least one receiving zone. Once again, the method may include creating the secondary rigidity-reducing arrangements by etching through the substrate.

The method may include forming the substrate from a wafer from undoped silicon having an insulating layer. The insulating layer may be used as a hard mask for the etch.

The method may include demarcating said at least one receiving zone by forming a recess in the substrate. The recess may be demarcated by etching the substrate. Instead, the method may include demarcating said at least one receiving zone by forming a passage through the substrate, a region of the substrate surrounding the passage carrying the electrical contacts. Once again, the passage may be formed by etching the substrate.

**Brief Description of the Drawings**

The invention is now described by way of example with reference to the accompanying diagrammatic drawings in which:-

Figure 1 shows a schematic, plan view of part of a conceptual integrated circuit carrier;

Figure 2 shows a plan view of a part of an integrated circuit carrier, in accordance with the invention;
Figure 3 shows a perspective, sectional view of part of one embodiment of the integrated circuit carrier;

Figure 4 shows a perspective, sectional view of part of a second embodiment of the integrated circuit carrier;

Figure 5 shows a perspective, sectional view of part of a third embodiment of the integrated circuit carrier;

Figure 6 shows a perspective, sectional view of part of a fourth embodiment of the integrated circuit carrier;

Figure 7 shows a sectional, side view of one embodiment of the integrated circuit carrier, in use;

Figure 8 shows a sectional, side view of another embodiment of the integrated circuit carrier, in use;

Figure 9 shows, on an enlarged scale, the circled part 'A', of Figure 8;

Figure 10 shows, on an even greater enlarged scale, a sectional side view of part of the integrated circuit carrier;

Figure 11 shows a side view of yet a further embodiment of the integrated circuit carrier;

Figure 12 shows a sectional side view of still a further embodiment of the integrated circuit carrier;

Figure 13 shows a multi-chip module based on the integrated circuit carrier; and

Figure 14 shows a sectional side view of the multi-chip module based on the integrated circuit carrier.

**Detailed Description of the Drawings**

Referring to the drawings, an integrated circuit carrier, in accordance with the invention, is designated generally by the reference numeral 10. An integrated circuit carrier is shown in greater detail in Figure 2 of the drawings.

The integrated circuit carrier 10 has a receiving zone 12 for receiving an integrated circuit or chip 14 (Figure 7).

A plurality of island defining portions or islands 16 surround the receiving zone 12.

Each island 16 has an electrical terminal 18 thereon to which a solder ball 20 is attach or refloowed.
Each island 16 is connected to its neighboring island or islands 16 via a rigidity reducing arrangement in the form of a serpentine member 22. This is shown in greater detail conceptually in Figure 1 of the drawings. As illustrated in Figure 1, each serpentine member 22 serves a spring-like function so that each island 16 has a degree of freedom of movement relative to its neighboring islands 16. Accordingly, the difference in expansion between a printed circuit board 24 (Figures 7 to 9) and the carrier 10 is compensated for by extension or retraction of the relevant serpentine members 22. As a result, the shear strain imparted to the solder balls 20 on the island 16 is considerably reduced and fatigue failure of the solder balls 20 is, correspondingly, reduced.

Various embodiments of the carrier 10 are now described with reference to Figures 3 to 6 of the drawings. In Figure 3 of the drawings, the carrier 10 has each island 16 connected to its neighboring island 16 by a serpentine member 22 which has a single, curved arm 26.

In the embodiment of the invention shown in Figure 4 of the drawings, each serpentine member 22 connects one island 16 to its neighboring island 16 by a pair of parallel arms 28 interconnected by an orthogonal bridging portion 30.

Each serpentine member 22 of the embodiment illustrated in Figure 5 of the drawings connects one island 16 to its neighboring island 16 via an arrangement having three arms 34 extending parallel to each other. Adjacent arms 34 are connected together by an orthogonal bridging portion 32.

In the embodiment illustrated in Figure 6 of the drawings, each serpentine member 22 which connects one island 16 to its neighboring island 16 has five parallel arms 36 with adjacent arms 36 being connected by an orthogonal bridging portion 38.

For ease of explanation, the embodiments illustrated in Figures 3 to 6 of the drawings shall be referred to below as the one arm 26 serpentine member 22, the two arm 28 serpentine member 22, the three arm 34 serpentine member 22, and the five arm 36 serpentine member 22, respectively.

As illustrated more clearly in Figures 7 to 9 of the drawings, those islands 16 surrounding the receiving zone 12 are connected to the receiving zone by a second rigidity reducing arrangement in the form of a zigzag element 40 which further aids in reducing the strain imparted to the solder balls 20.
Also, as illustrated in Figures 7 to 9 of the drawings, the integrated circuit 14 is electrically connected to electrical contacts 42 (Figure 2) in the receiving zone 12 via solder bumps 44.

The carrier 10 is formed from the same material as the integrated circuit 14. Accordingly, the carrier 10 is formed of silicon having an insulating layer of silicon dioxide. The insulating layer also serves as a hard mask for etching the serpentine members 22, as will be discussed in greater detail below.

In the manufacture of the integrated circuit carrier 10, a wafer 46 of silicon is provided. The wafer 46 can be single crystal silicon or polycrystalline silicon.

It is to be noted that the version of the carrier 10 shown in Figure 10 of the drawings is where the receiving zone 12 is on the same side of the carrier 10 as the pads 18 as shown in Figure 7 of the drawings. Where the receiving zone 12 is on an opposite surface of the carrier 10, as shown in Figure 8 of the drawings, the circuitry layer is applied to both sides of the wafer 46. This is shown on a smaller scale in Figure 9 of the drawings. In this embodiment, each track 52 is electrically connected to its associated pad 18 via a plated through hole 58 extending through the wafer 46.

Referring now to Figures 11 and 12 of the drawings, two further embodiments of the carrier 10 are illustrated. With reference to the previous drawings, like reference numerals refer to like parts, unless otherwise specified.

In the examples illustrated, the receiving zone 12 is, instead of being demarcated on a surface of the carrier 10, a passage 60 defined through the carrier 10. The integrated circuit 14 is attached to a mounting means or retaining means in the form of a metallic lid 62 which is bonded to one surface of the carrier 10. An opposed surface of the integrated circuit 14 has bond pads for electrically connecting the integrated circuit to the carrier 10. It will be appreciated that, in this embodiment, the electrical contacts are arranged on that part of the carrier 10 surrounding the passage 60. In the embodiment illustrated in Figure 11 of the drawings, the interconnects are wire bonds 64. Either ball or wedge bonds can be used. In the embodiment illustrated in Figure 12 of the drawings, the interconnects are tape automated bond (TAB) films 66 or other planar connections such as beam leads.

Referring now to Figure 13 of the drawings, a development of the integrated circuit carrier is illustrated and is designated generally by the reference numeral 70. With
reference to the previous drawings, like reference numerals refer to like parts, unless otherwise specified.

In this embodiment of the invention, the carrier 70 is a multi-chip module substrate 70 carrying a plurality of integrated circuits or chips such as those illustrated at 72, 74 and 76 in Figure 13. The chips 72, 74 and 76 are either carried on the surface of the carrier 70 or, as described above with reference to Figures 10 and 11, the chips are recessed in the carrier 70 as illustrated in Figure 14 of the drawings.

As indicated above, the serpentine members 22 may have different configurations such as the one arm 26 configuration, the two arm 28 configuration, the three arm 34 configuration or the five arm 36 configuration. Other configurations such as 4 arm or 6 or more arm configurations are also possible using finite element analyses, a results matrix for different carrier implementations, having different forms of serpentine members 22 and different ball arrays was generated. The matrix, which is set out below, contains results for ball grid arrays having rows of one to twenty-four balls, carriers of solid silicon, solid Al₂O₃, solid BT, a one arm 26 serpentine member 22, a two arm 28 serpentine member 22, a three arm 34 serpentine member 22 and a five arm 36 serpentine member.

<table>
<thead>
<tr>
<th>No. of Balls in Row</th>
<th>1</th>
<th>4</th>
<th>8</th>
<th>16</th>
<th>24</th>
<th>100</th>
</tr>
</thead>
<tbody>
<tr>
<td>Solid Si Interposer</td>
<td>1.08%</td>
<td>1.48%</td>
<td>1.61%</td>
<td>1.01%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Solid Al₂O₃ Interposer</td>
<td>0.667%</td>
<td>0.953%</td>
<td>1.077%</td>
<td>0.72%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Solid BT Interposer</td>
<td>0.126%</td>
<td>0.149%</td>
<td>0.150%</td>
<td>0.097%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>One arm serpentine member</td>
<td>0.103%</td>
<td>0.0903%</td>
<td>0.085%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Two arm serpentine member</td>
<td>0.47%</td>
<td>0.15%</td>
<td>0.147%</td>
<td>0.136%</td>
<td>0.128%</td>
<td>0.088%</td>
</tr>
<tr>
<td>Three arm serpentine member</td>
<td>0.22%</td>
<td>0.082%</td>
<td>0.079%</td>
<td>0.058%</td>
<td>0.056%</td>
<td></td>
</tr>
<tr>
<td>Five arm serpentine member</td>
<td></td>
<td></td>
<td></td>
<td>0.025%</td>
<td>0.025%</td>
<td>0.013%</td>
</tr>
</tbody>
</table>
As indicated above, the elastic strain limit for solder is around 0.08%. A row of solder balls is defined as from an edge of the receiving zone 12 to the edge of the carrier 10. The results show that the peak solder ball strain value for solid carriers increases with an increasing number of solder balls 20 up to a certain point, due to the cumulative effect of thermo-mechanical strain between the PCB 24 and carrier 10. The solder ball strain actually goes down for the hundred ball implementation, probably due to a change in deflection shape of the solid silicon carrier. Peak strain still occurs in the outermost ball however although it is decreased because differential expansion between the carrier and the PCB is minimised. Also, the peak strain value of the solid carriers, apart from the BT carrier, is still, far in excess of the elastic strain limit for solder.

The serpentine member 22 implementations show a decrease in peak solder ball strain with increasing number of solder balls. This is due to the fact that the thermal strain mismatch is distributed over a greater number of solder balls 20 resulting in a deflected shape with less severe gradients. Smaller ball grid arrays, i.e. having fewer balls in a row, exhibit more severe deflection gradients that induce a concentrated load on either the innermost or the outermost solder ball 20.

Accordingly, it is a particular advantage of the invention that, due to the reduction of the peak strain with an increasing number of solder balls 20 there is no thermo-mechanical limit to the amount of integrated circuit pin connections. A line of 100 balls on all sides of the receiving zone 12 equates to a ball grid array of more than 40,000 balls, well in excess of expected requirements of 9,000 balls by 2014. Finite element calculations indicate that the peak solder ball strain is less than the elastic limit of solder for carriers with three or more arm serpentine members, with 8 or more rows of balls. As the receiving zone is silicon, and therefore has the same coefficient of thermal expansion as a silicon integrated circuit, the strain on the bump connections from the integrated circuit 14 to the carrier 10 is minimised. This indicates that a silicon BGA with etched compliant regions as described herein can provide a definite solution to problems of failure from thermal cycling that currently limit the number of connections that can be made between a chip and a PCB using ball grid arrays. Also, as described above, with the provision of the serpentine members 22, a greater surface area is provided which is further enhanced by the re-entrant etch 50 such that the heat sink capability of the carrier 10 is enhanced. This also aids in the increase in the number of solder balls 20 which can constitute the array.
It will be appreciated by persons skilled in the art that numerous variations and/or modifications may be made to the invention as shown in the specific embodiments without departing from the spirit or scope of the invention as broadly described. The present embodiments are, therefore, to be considered in all respects as illustrative and not restrictive.
CLAIMS:

1. A method of manufacturing an integrated circuit carrier, the method including the steps of
   providing a substrate;
   demarcating at least one receiving zone for an integrated circuit on the substrate and
   a plurality of island-defining portions arranged about said at least one receiving zone; and
   creating rigidity-reducing arrangements between neighboring island-defining
   portions by removing material from the substrate.

2. The method of claim 1 which includes forming electrical contacts in said at least one
   receiving zone and forming an electrical terminal in each island-defining portion, each
   electrical terminal being electrically connected via a track of a circuitry layer to one of the
   electrical contacts.

3. The method of claim 2 which includes forming the circuitry layer on a surface of the
   substrate by depositing a metal layer on the substrate.

4. The method of claim 1 which includes demarcating said at least one receiving zone
   and the island-defining portions by means of a mask applied to a surface of the substrate.

5. The method of claim 4 which includes removing the material of the substrate to
   create the rigidity-reducing arrangements by etching through the substrate after exposure of
   the substrate, carrying the mask, to light.

6. The method of claim 1 which includes creating the secondary rigidity-reducing
   arrangements by etching through the substrate.
7. The method of claim 1 which includes forming the substrate from a wafer of undoped silicon having an insulating layer.

8. The method of claim 1 which includes demarcating said at least one receiving zone by forming a recess in the substrate.

9. The method of claim 8 which includes forming the recess by etching the substrate.

10. The method of claim 2 which includes demarcating said at least one receiving zone by forming a passage through the substrate, a region of the substrate surrounding the passage carrying the electrical contacts.

11. The method of claim 10 which includes forming the passage by etching the substrate.
FIG. 1
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

Int. Cl. 7: H05K 1/14, 1/18, H01L 23/48

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic database consulted during the international search (name of database and, where practicable, search terms used)

DWPI IPC H05K 1/14, 3/16 & keywords: integrated circuit, BGA, substrate, zone, contact, interconnect, bump, flexible, strain, etch and similar terms.

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>GB 2349014 A (INTERNATIONAL BUSINESS MACHINE CORPORATION) 18 October 2000</td>
<td></td>
</tr>
<tr>
<td>P, A</td>
<td>Derwent Abstract Accession no. 2001-340566/36, Class U11, JP 2001094228 A (SEIKO EPSON CORP) 6 April 2001 Abstract</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>US 6078505 A (TURUDIC) 20 June 2000</td>
<td></td>
</tr>
</tbody>
</table>

X Further documents are listed in the continuation of Box C
X See patent family annex

* Special categories of cited documents:
"A" document defining the general state of the art which is not considered to be of particular relevance
"E" earlier application or patent but published on or after the international filing date
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
"O" document referring to an oral disclosure, use, exhibition or other means
"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"X" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"Y" document member of the same patent family
"&" document published prior to the international filing date but later than the priority date claimed

Date of the actual completion of the international search
30 January 2002

Date of mailing of the international search report
11 FEB 2002

Name and mailing address of the ISA/AU
AUSTRALIAN PATENT OFFICE
PO BOX 200, WODEN ACT 2606, AUSTRALIA
E-mail address: pct@ipaustralia.gov.au
Facsimile No. (02) 6283 3929

Authorized officer

SOOSA GNANASINGHAM
Telephone No: (02) 6283 2172

Form PCT/ISA/210 (second sheet) (July 1998)
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Derwent Abstract Accession no. 2000-005172/01, Class U11, JP 11284029 A (NIPPONDENSO CO LTD) 15 October 1999</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Derwent Abstract Accession no. 2000-103040/09, Class U11, JP 11345826 A (SEIKO EPSON CORP) 14 December 1999</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>Abstract</td>
<td></td>
</tr>
</tbody>
</table>
This Annex lists the known "A" publication level patent family members relating to the patent documents cited in the above-mentioned international search report. The Australian Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>GB 2349014</td>
<td>CN 1267910</td>
</tr>
<tr>
<td>US 6078505</td>
<td>NONE</td>
</tr>
<tr>
<td></td>
<td>JP 2000294686</td>
</tr>
</tbody>
</table>

END OF ANNEX