PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶:

H03G 11/08, G06F 7/556

A1

(11) International Publication Number: WO 99/18664

(43) International Publication Date: 15 April 1999 (15.04.99)

(21) International Application Number: PCT/US98/08577

(22) International Filing Date: 30 April 1998 (30.04.98)

(30) Priority Data: 08/942,838 2 October 1997 (02.10.97) US

(71) Applicant: BURR-BROWN CORPORATION [US/US]; 6730 South Tucson Boulevard, Tucson, AZ 85706 (US).


(72) Inventor: KOEN, Myron, J.; 10900 E. Roger Road, Tucson, AZ 85749 (US).

(74) Agent: CAHILL, William, C.; Cahill, Sutton & Thomas P.L.C., Suite 155, 2141 E. Highland Avenue, Phoenix, AZ 85016 (US). (81) Designated States: JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SF).

Published

With international search report. With amended claims.

(54) Title: CMOS DIFFERENTIAL VOLTAGE CONTROLLED LOGARITHMIC ATTENUATOR AND METHOD



(57) Abstract

A logarithmic attenuator circuit (Fig. 3) includes a resistive attenuator in which the series resistors are P-channel MOSFETs (28–1, 2...9) with gate electrodes connected to ground and the parallel resistors (29–1, 2...10) are P-channel MOSFETs which also function as switches. A control circuit (8B in Fig. 2) produces a plurality of successive control signals (V1, 2...10) on the gate electrodes of the parallel-resistor MOSFETs in response to a gain control signal (V_{GC}).

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	$\mathbf{U}\mathbf{Z}$	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	$\mathbf{z}\mathbf{w}$	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

1

CMOS DIFFERENTIAL VOLTAGE CONTROLLED LOGARITHMIC ATTENUATOR AND METHOD

BACKGROUND OF THE INVENTION

5

10

15

20

25

30

The invention relates to variable gain logarithmic attenuators/amplifiers, and more particularly to such devices which are more precisely linear than those of the prior art, and still more particularly to such devices which are more easily implemented using CMOS technology than the devices of the prior art.

The closest prior art is set forth in U. S. Patents 5,077,541 entitled "VARIABLE-GAIN AMPLIFIER CONTROLLED BY AN ANALOG SIGNAL AND HAVING A LARGE DYNAMIC RANGE", issued December 31, 1991 and Patent 5,432,478 entitled "LINEAR INTERPOLATION CIRCUIT", issued July 11, 1995, both by Gilbert, and both assigned to Analog Devices, Inc.

The Gilbert '541 patent discloses a variable gain amplifier including, as a feedback network, a ladder attenuator circuit 22 having a number of "tap" points which are applied as inputs to the + inputs of ten " g_m stages" 36, the outputs of which are connected to a differential amplifier 28 to produce an output signal of the variable gain amplifier. A "swept" control signal is applied between conductors 32 and 34 of a gain control circuit 30 that includes ten transistors 40, nine base resistors R_s , and eight constant current sources I. The gain control circuit, in effect, includes ten "segments", each of which supplies a controllable bias current to a corresponding g_m stage. The gain range of the variable gain

2

amplifier can be viewed as being sub-divided into successive segments, each segment having its own g_m stage connected to a corresponding node of the attenuation ladder. Applying the V_{CONTROL} voltage to the gain control circuit 30 activates each segment amplifier in turn, by increasing and then decreasing the transconductance of that stage. The increasing and decreasing and transconductance occurs in the adjacent gm stages in succession in an overlapping fashion to provide a smooth reduction in overall gain. The effective "tap" point of the attenuator is said to be continuously "interpolated" between the nodes of the latter circuit by the gain control circuit 30.

5

10

15

20

25

30

Gilbert's '478 patent refers to the logarithmic attenuator of his earlier '541 patent as producing a plurality of overlapping, exponentially varying currents as the control signal is swept through its entire range. The nonlinearities in the current waveforms produce a nonlinear gain in the g_m stags as a function of the control signal. Gilbert acknowledges that in many applications, however, a more linear current waveform than obtained in his earlier circuit is required. Gilbert proposed to solve the linearity problems which he attributes to the interpolation circuit 30 in his '541 patent by providing a significantly different interpolation circuit 16 which included five sections or "legs" and four pairs of parallel-connected pairs of shunting diodes connected between such legs. For example, one leg includes constant current source I1 and diode D1 connected in series, the adjacent leg

3

5

10

15

includes current source I2 and diode D2 connected in series, and the shunting diodes include parallel-connected diodes D2,1 and D1,2 connected between conductors 36 and 38. Conductor 36 also is connected to an output transistor Q1 which produces a bias current I_A that, in effect, "enables" a corresponding transconductance amplifier 14A and controls the transconductance thereof. of the '478 patent, in which transconductance amplifier 14A is similar to the first transconductance amplifier 36 in Fig. 1 of the '541 patent. The control nodes 28 and 30 of the interpolation circuit 16 of the '478 patent are connected to current sources 32 and 34, respectively, which "demand" complementary currents through the diodes D1-D5, and hence the output currents $I_{A,B..E}$, to be piece-wise linear functions of the control signal supplied between control nodes 28 and 30 as the control signal is "swept" through its full range. Figs. 5A-E and 6 of the '478 patent illustrate the piece-wise linear

through its full range. Figs. 5A-E and 6 of the '478 patent illustrate the piece-wise linear behavior of interpolation circuit 16 which constitutes the improvement over the less linear circuitry of Gilbert's '541 patent.

While the logarithmic amplifiers disclosed in

While the logarithmic amplifiers disclosed in the Gilbert '541 and '478 patents operate acceptably for implementation in bipolar integrated circuit structures, they are not as well suited for implementation by means of CMOS integrated circuit structures. One reason for this is that the logarithmic attenuators disclosed in the Gilbert '541 and '478 patents are located in the feedback loop of an operational amplifier, and if the

4

circuits disclosed by Gilbert were to be implemented in CMOS technology, the bandwidth would be reduced by this configuration.

Furthermore, the attenuator circuits disclosed in the Gilbert '541 and '478 patents apparently can not be used as simple attenuators; that is, they must be utilized as a feedback component of an amplifier.

It would be desirable to provide a logarithmic attenuator circuit which can be utilized as a simple attenuator otherwise than as a feedback component of an amplifier. It also would be desirable to provide a logarithmic attenuator circuit which is more readily implemented in an integrated circuit using CMOS technology than the logarithmic amplifiers disclosed in the Gilbert '541 and '478 patents.

SUMMARY OF THE INVENTION

5

10

15

20

25

30

Accordingly, it is an object of the invention to provide a low cost logarithmic attenuator or amplifier.

It is another object of the invention to provide a logarithmic attenuator or amplifier which is readily implemented as an integrated circuit using CMOS technology.

It is another object of the invention to provide a highly linear integrated circuit logarithmic amplifier.

It is another object of the invention to provide a low cost, highly accurate system for providing amplification in which the gain in dB is a linear function of a gain control signal.

It is another object of the invention to

5

provide a low cost logarithmic gain circuit which reduces the effect of noise, such as common mode noise generated in the substrate of an integrated circuit structure incorporating the gain circuit or produced by power supply voltages applied thereto.

5

10

15

20

25

30

Briefly described, and in accordance with one embodiment thereof, the invention provides a technique for obtaining logarithmic gain by providing a resistive attenuator (8A) including an input conductor (7) and an output conductor (10), a plurality of series resistive elements (28) connected in series between the input conductor (7A) and the output conductor (10A), and a plurality of parallel resistive elements (29) each having a first terminal connected to a successive junction, respectively, between the various series resistive elements (28), each of the parallel resistive elements including an electrically controllable resistive element having a control terminal operative to control the resistance thereof, each of the parallel resistive elements including a second terminal coupled to a common conductor, and producing a plurality of successive piecewise-linear control signals (V1, 2...10) on the control terminals of successive electrically controllable resistive elements, respectively. plurality of successive piece-wise linear control signals are produced in response to linear changing of a gain control signal (V_{GC}) from a first value to a second value. In one described embodiment, a logarithmic amplifier includes an operational amplifier having an inverting input, a noninverting input, and an output, a logarithmic

5

10

15

20

25

30

6

attenuator having an input coupled to the output of the operational amplifier and an output coupled to the inverting input of the operational amplifier, the logarithmic attenuator including a resistive attenuator (8A) including an input conductor (7) and an output conductor (10), a plurality of series resistive elements (28) connected in series between the input conductor (7A) and the output conductor (10A), and a plurality of parallel resistive elements (29) each having a first terminal connected to a successive junction, respectively, between the various series resistive elements (28), each of the parallel resistive elements including an electrically controllable resistive element having a control terminal operative to control the resistance thereof, each of the parallel resistive elements including a second terminal coupled to a common conductor and a control circuit (8B) producing a plurality of successive piecewiselinear control signals (V1,2...10) on the control terminals of successive electrically controllable resistive elements, respectively, in response to changing of a gain control signal (V_{cc}) from a first value to a second value. In another described embodiment, a logarithmic attenuator circuit (8) includes a resistive attenuator (8A) including an input conductor (7) and an output conductor (10), a plurality of series resistive elements (28) connected in series between the input conductor (7A) and the output conductor (10A), and a plurality of parallel resistive elements (29) each having a first terminal connected to a

successive junction, respectively, between the

7

various series resistive elements (28), a plurality of switching elements (29) operative to controllably couple the parallel resistive elements (29), respectively, between the successive 5 junctions and a first reference voltage conductor (40), each switching element (29) having a control terminal, and a control circuit (8B) producing a plurality of successive increasing control signals (V1,2...10) which then level off on the control 10 terminals of successive switches, respectively, in response to linear changing of a gain control signal (V_{GC}) from a first value to a second value. Each series resistive element includes a MOSFET having its gate connected to a second reference 15 voltage conductor (GND). Each parallel resistive element includes a channel region in a MOSFET that also functions as the switching element coupling the parallel resistive element between a corresponding junction and the first reference voltage conductor. The control circuit (8B) 20 includes a plurality of differential amplifiers (21) each having a first input coupled to receive a gain control signal (Vgc) on a gain control conductor 9 and a second input, and a circuit (60) producing a plurality of successive threshold 25 voltages $(V_{T1,2...10})$ each having a larger magnitude than the previous one, the second inputs being coupled to receive the plurality of threshold voltages, respectively.

30 BRIEF DESCRIPTION OF THE DRAWINGS

Fig 1 is a block diagram of a system for digitizing data produced by a CCD imaging device and including a logarithmic attenuator.

8

Fig. 2 is a detailed block diagram of the logarithmic attenuator of block 8 of Fig. 1.

Fig. 2A is a schematic diagram of a circuit for generating the voltages $V_{\text{T1},2...10}$ shown in Fig. 2.

5

10

15

20

25

Fig. 3 is a schematic circuit diagram of a resistive portion 8A of the logarithmic attenuator shown in block 8 of Fig. 2.

Fig. 4 is a diagram showing the gains in decibels of the individual attenuator stages, respectively, and the total attenuator gain as a function of the gain control input voltage for the logarithmic attenuator of Figs. 2 and 3.

Fig. 5 is a schematic diagram of one of the differential amplifiers 21 shown in Fig. 2.

Fig. 6 is a schematic diagram of the correlated double sampler circuit 4 in Fig 1.

Fig. 7 is a schematic diagram of the difference amplifier 33 in the diagram of Fig. 6.

Fig. 8 is a schematic diagram of the amplifier 11 of Fig. 1.

Fig. 9 is a block diagram of a logarithmic amplifier embodiment of the present invention.

Fig. 10 is a schematic diagram of an alternative logarithmic attenuator structure of the present invention.

Fig. 11 is a schematic diagram of another alternative logarithmic attenuator structure of the present invention.

30 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

By way of definition, the terms "logarithmic attenuator" and "logarithmic amplifier" as used herein mean that the gain of the attenuator or

5

10

15

20

25

30

9

amplifier is logarithmic with respect to a gain control input signal applied thereto. differently, the gain expressed in decibels is a linear function of the gain control signal. Also by way of definition, the term "gain" as used herein can refer to a ratio of an output signal to an input signal wherein the magnitude of such gain can be either greater or less than one, and therefore the term can apply to either an attenuator or an amplifier. Further by way of definition, a MOSFET (metal oxide semiconductor field effect transistor) can function as a voltage controlled switch and/or as a voltage controlled resistor, so it is intended that a particular MOSFET can function as either and/or both. Also, a MOSFET which is biased just at the "edge" of conduction (so its gate-to-source voltage is equal to its threshold voltage) is considered to be "off", and when the magnitude of its gate-to-source voltage is increased above its threshold voltage it is considered to be "on".

Referring to Fig. 1, system 1 digitizes the analog output signal $V_{\rm IN}$ produced by a CCD imaging array 3. $V_{\rm IN}$, which has a waveform shape shown in Fig. 6, is applied as a single-ended analog input to an input conductor 2 of a correlated double sampler circuit 4. Correlated double sampler circuit 4 produces a differential output represented by the expression $V_{\rm INN}=V_{\rm INN}^{-}-V_{\rm INN}^{-}$. In Figs. 1 and 2 the conductors carrying $V_{\rm INN}$ are collectively designated by numeral 7. In Figs. 3 and 6 $V_{\rm INN}^{+}$ and $V_{\rm INN}^{-}$ appear on input conductors 7A and 7B, respectively, of a differential logarithmic

10

attenuator 8. A "dummy" feedback clamp circuit 5 shown in Fig. 1 is coupled between one of the conductors 7A and 7B and input conductor 2 by means of a sample and hold circuit 6 to compensate for any input offset voltage of correlated double sampler circuit 4.

5

10

15

20

25

30

Differential logarithmic attenuator 8 produces a differential output signal $V_{\text{OUTT}} = V_{\text{OUTT}}^{\dagger} - V_{\text{OUTT}}^{\dagger}$. In Figs. 1 and 2 V_{OUTT} is shown as being carried by conductors which are collectively designated by numeral 10. In Figs. 3 and 8 $V_{\text{OUTT}}^{\dagger}$ is shown as being produced on conductor 10A and $V_{\text{OUTT}}^{\dagger}$ is produced on conductor 10B. V_{OUTT} is applied to the inputs of a 25X differential-to-single-ended amplifier 11. Amplifier 11 produces its single-ended output voltage V_{OUT} on conductor 12, which is connected to the input of a fast 10 bit analog-to-digital converter 15. Analog-to-digital converter 15 produces a 10 bit signal output DIGITAL OUT which accurately represents the input voltage V_{IN} for each pixel of CCD imaging array 3.

It is important that the system of Fig. 1 allow the gain or attenuation between the output of CCD imaging array 3 and the digital output of analog-to-digital converter 15 to be controlled in a logarithmic fashion, so that the attenuation or gain in decibels (dB) is linearly proportional to $V_{\rm GC}$. The gain in decibels is set by adjusting a gain control voltage $V_{\rm GC}$ applied by conductor 9 to a gain control input of differential logarithmic attenuator circuit 8.

A "black feedback clamp" circuit 13 is coupled between conductor 12 and the differential input of

11

amplifier 11 by a sample and hold circuit 14. It performs the function of clamping the output to a signal level that corresponds to a "black" image on a monitor.

The differential configuration of the resistive portion 8A of logarithmic attenuator 8 shown in Fig. 3 was chosen to improve signal linearity. Such improved linearity results because the differential configuration tends to cancel second harmonic distortion. The differential configuration also provides good common mode noise rejection.

5

10

15

20

25

30

Referring to Fig. 2, differential logarithmic attenuator circuit 8 includes the resistive section 8A including ten attenuator sections 20-1, 2...10 connected in a cascaded (i.e., series) configuration. (Note that the ten attenuator sections 20-1,2...10 of Fig. 2 are indicated by brackets in Fig. 3.) The differential input signal $V_{INN}=V_{INN}^{+}-V_{INN}^{-}$ is applied between the differential inputs 7A and 7B of the first section 20-1, as also shown in Fig. 3. The differential output voltage $V_{outt} = V_{outt} + V_{outt}$ is produced at the output of the last section 20-10 between conductors 10A and 10B. Referring to Fig. 3, differential attenuator 8A includes an upper portion 26A shown within dashed lines and an identical lower portion 26B also shown within dashed lines. Upper portion 26A includes nine "series" P-channel MOSFETs 28-1,2...9 connected as the series components. The gate electrodes of all of the series MOSFETs 28-1,2...9 and 46-1,2...9 are connected to ground. "parallel" P-channel MOSFETs 29-1,2...10 are

12

connected as the parallel components connected to the successive junctions of source and drain conductors of the series MOSFETs 28-1,2...9, respectively. The source of MOSFET 28-1 receives V_{INN}^+ on conductor 7A. An input resistor R_{IN1} is connected between conductor 7A and $+V_{\text{REF}}$, which can be 2.4 volts. The drain of MOSFET 28-9 is connected to conductor 10A to produce an attenuated output signal V_{OUTT}^+ thereon.

5

10 Similarly, the identical lower portion 26B of resistive differential attenuator section 8A includes nine series P-channel MOSFETs 46-1,2...9 connected in series as shown between $\mathbf{V}_{\text{inn}^-}$ on conductor 7B and V_{OUTT} on 10B. Lower section 26B 15 also includes ten parallel P-channel MOSFETs 27-1,2...10 connected as shown to the successive junctions of sources and drains of the series MOSFETs 46-1,2...9. Resistor R_{IN2} , which is identical to resistor R_{IN1} , is connected between conductor 7B and $+V_{\text{REF}}$. The geometries of the above 20 MOSFETs are selected so that when they all are fully turned on an accurate ladder network is formed.

All of the P-channel MOSFETs shown in Fig. 3

have their N-type "body" electrodes connected to
their respective source electrodes, to prevent
source-to-body reverse bias voltage in the Pchannel MOSFETs and thereby also prevent non-linear
"body effect" on the threshold voltages of such Pchannel MOSFETs. (If N-channel MOSFETs were used
in a typical CMOS integrated circuit, it would be
impractical to connect their sources to their body
electrodes.)

13

Still referring to Fig. 3, the source electrodes of all of the parallel MOSFETs 29-1,2...10 and 47-1,2...10 are connected by a single conductor 40 to receive the common mode voltage V_{CM} 5 produced by a differential amplifier 39 having its inverting input connected to conductor 40 and its non-inverting input to the drain of a P-channel MOSFET 17, the drain of an N-channel MOSFET 18 and to one terminal of a resistor R. The other terminal of resistor R and the source electrode of 10 MOSFET 17 are connected to a reference voltage $\boldsymbol{V}_{\text{REF2}},$ which can be 2.4 volts. The source of MOSFET 18 is connected to the drain of an N-channel MOSFET 19, the source of which is connected to ground. 15 V_{REF2} is 3.0 volts, suitable bias voltages V_{B1} , V_{B2} , and V_{B3} (preferably having values of approximately 1.5, 0.8 and 2.0 volts, respectively) are applied to the gate electrodes of MOSFETs 18, 19, and 17, respectively. The geometries of MOSFETs 17, 18, 20 and 19 and the resistance of resistor R are chosen to provide a value of common mode voltage V_{CM} which optimizes the dynamic range of the piecewise-linear control voltages V1, V2...V10 applied to the gate electrodes of the parallel MOSFETs in sections 20-25 1,2...10, respectively, as shown. A suitable value of V_{CM} is 1.8 volts.

Referring again to Fig. 2, the "piecewise-linear" control voltages V1,2...10 applied to the gate electrodes of the "parallel" MOSFETS 29 and 47 are generated at the outputs of differential amplifiers 21-1,2...10, respectively, which are included in the control portion 8B of attenuator 8. The inverting inputs of differential amplifiers 21-

14

1,2...10 are connected to successively increasing threshold voltages $V_{\text{TI},2...10}$, respectively. These threshold voltages are generated by the resistive divider circuit 60 shown in Fig. 2A. Circuit 60 is connected between a reference voltage $+V_{\text{REF}}$, producing a current that develops equal voltages of approximately 120 millivolts across each of the equal series-connected resistors 61. The non-inverting inputs of each of the differential amplifiers is connected to gain control conductor 9 to which the gain control voltage V_{GC} is applied.

5

10

In Fig. 4 the curves designated by numeral 25 show how each of the piecewise-linear individual attenuator section control voltages V1, V2...10 15 increases from zero to $+V_c$ volts and then levels off at V_c volts as the gain control voltage V_{GC} is increased to first equal and then to exceed the threshold voltages $V_{T1,2...10}$, respectively. Curves 23 in Fig. 4 illustrate the non-logarithmic 20 responses (in decibels) of each of the stages 20-1,2...10 as the parallel MOSFETs of stages 20-1,2...10 are successively turned off by increasing V_{GC} . The gain (i.e., attenuation) of each of such attenuator sections 20 increases from -3.6 dB to 0 25 dB as its control voltage V1,2...10 gradually increases from zero volts to $+V_c$ volts, which can be 1.2 volts. This causes the total gain (attenuation) of attenuator 8 to have the composite logarithmic gain indicated by curve 27 in Fig. 4, 30 increasing from -36 dB with V_{GC} at 0.3 volts to 0 $\,$ dB when V_{GC} is at +2.4 volts. Overlapping of the individual gain curves G20-1,2...10 characteristics in response to the individual differential

15

amplifier output signals V1,2...10 (curves 25 in Fig. 4) results in a generally linear, but slightly "scalloped" appearance with successive "cusps" 27A.

The reason that the attenuator 8 produces the logarithmic gain with respect to the gain control voltage V_{GC} perhaps can be best understood from the following explanation of the theory of operation of attenuator 8. First, note that if a function can be produced having the form of

10

30

5

Eq. (1)
$$A=R^{(V_{GC}/V_N)},$$

then taking the logarithm of Eq. (1), multiplying both sides of the resulting expression by 20, and simplifying terms results in

Eq. (2)
$$20\log_{10}(A) = 20\log_{10}(R)(\frac{V_{GC}}{V_{N}})$$
,

which can be simplified to

Eq. (3)
$$A(in dB) = K \cdot V_{GC},$$

where K is a constant.

Next, it can be shown that the channel resistance of a MOSFET which is turned on in its "triode" or "non-saturated" region is now

Eq. (4)
$$R_{ON} = \frac{1}{2 \mu C_{OX} (W/L) (V_{SG} - V_T)},$$

where V_{SG} is the source-to-gate voltage of the

16

MOSFET, V_T is its threshold voltage, W is its channel width, L is its channel length, and the term $2\mu C_{ox}$ is a constant.

If the resistance of a "series" MOSFET (such as MOSFET 28-1 in Fig. 3) is Rs and the resistance of a corresponding "parallel" MOSFET 29 is Rp, then the attenuation $A_{\rm i}$ of a section of the attenuator formed by those two resistors is

10 Eq. (5)
$$Ai = \frac{R_{p_i}}{R_{p_i} + R_{s_i}}.$$

5

Substituting Eq. (4) into Eq. (5) for Rp_i and Rs results in

Eq. (6)
$$Ai = \frac{1}{1 + (\frac{W_e}{W_e}) (\frac{V_{GSp} - V_T}{V_{SGg} - V_T})}$$

for the sections each of attenuator stages 20-1,2...10 in upper portions 26A.

Although the total gain (attenuation) of the ten cascaded sections $20\text{--}1,2\dots10$ of attenuator 8A, with all of the MOSFETs turned on simultaneously, can be provided in a mathematical expression, that expression is not a logarithmic function that would allow the composite attenuator gain to be expressed in decibels as a linear function of the gain control voltage V_{GC} , which is equal to V_{SGp} in Eq. (6).

However, in accordance with the present
invention, if the parallel MOSFETs 29-1,2...10 are
periodically turned on in sequence and then left on
as the following ones are successively turned on

17

(as shown by the differential amplifier output curves 25 in Fig. 4), then the "sampled" composite gain of attenuator 8A can be thought of as having the form

5

10

15

20

25

30

Eq. (7) $A_{COMPOSITE} = A_i^{(N1+N2+...+N10)}$

Then the exponent shown in Eq. (7) can be thought of as the "sampled" version of the linear exponent shown in Eq. (1). This gives rise to an attenuation control function that is stepped and would appear similar to the stepped transfer characteristic of a digital-to-analog converter. A closer approximation to the true linear logarithmic characteristic could be obtained by increasing the number of attenuator sections. I have found that providing the voltage on the gate of each of the parallel MOSFETs in such a manner that it varies linearly with the gain control signal V_{GC}, rather than providing stepwise variation thereof, results in smoothing of the attenuation control characteristic and results in the above described linear characteristic curve 27 shown in Fig. 4, if the threshold voltages $V_{\text{T1,2...10}}$ are spaced as shown so that each of the differential amplifier output voltages V1,2...10 overlaps the next.

The configuration of differential amplifiers 21-1,2...10, which is fairly conventional, is shown in Fig. 5. Differential amplifier 21 in Fig. 5 has a first differential stage including P-channel MOSFETs P1 and P2, P-channel current source MOSFETs P3 and P4 coupled between $+V_{DD}$ and the sources of MOSFETs P1 and P2, respectively, and load resistors R2 and R3 connected between the drains of input

18

MOSFETs P1 and P2 and ground as shown. A resistor R1 is coupled between the sources of MOSFETs P1 and P2 to perform the function of setting the gain of differential amplifier 21. A bias voltage V_B of approximately 2.0 volts is applied to the gate electrodes of current source MOSFETs P3 and P4 to provide the desired bias currents. V_{Ti} can be any of the threshold voltages $V_{T1,2...10}$ of Fig. 2 applied to the inverting (-) input of differential amplifier 21 connected to the gate of MOSFET P1. The gain control voltage V_{GC} is applied to the (+) input connected to the gate of MOSFET P2.

5

10

15

20

25

30

A second differential stage of differential amplifier 21 includes P-channel input MOSFETS P7 and P8. The second differential stage has a configuration identical to the first differential stage, with current source P-channel MOSFETs P9 and P10 being biased by a voltage on conductor 51 to provide the needed bias current. Load resistors R5 and R6 are coupled between ground and the drain electrodes of input MOSFETs P7 and P8, respectively. A single-ended output voltage Vi is produced on output conductor 50, which connects resistor R6 to the drain of MOSFET P8. The gate of MOSFET P7 is connected by conductor 49 to the junction of the drain of MOSFET P2 and load resistor R3. The gate of MOSFET P8 is connected by conductor 48 to the junction of the drain of MOSFET P1 and load resistor R2. Capacitors C5 and C6 are connected between ground and first stage output conductors 48 and 49 to limit the bandwidth of differential amplifier 21.

A bias circuit 58 including differential

19

amplifiers 41 and 42, P-channel MOSFET 52, N-channel MOSFET 53, and resistors 43, 44 and 45 produces a bias voltage on conductor 51 which varies as a function of the threshold voltage V_{TP} of the P-channel MOSFETs of the integrated circuit on which the logarithmic attenuator 8 is formed.

5

10

15

20

25

30

The operation of each of the differential amplifiers is such that its output voltage Vi maintains both of the parallel MOSFETs 29-i and 47-i just at the edge of conduction after $V_{\rm GS}$ exceeds the threshold voltage $V_{\rm Ti}$ applied to that differential amplifier. Until $V_{\rm GC}$ increases past that threshold voltage, the output Vi increases linearly, as indicated by curves V1,2...10 as shown by the curves 25 in Fig. 4.

Fig. 6 shows the conventional correlated double sampler circuit 4 of Fig. 1 which is used to eliminate the effect of cumulative noise in the V_{TM} signal produced by CCD array 3. The signal ${\rm V}_{\rm IN}$ includes, for each pixel of CCD array 3, a RESET pulse 54 that rises above a "zero" level 56, and then falls to a level 55 during a "reference" interval. Level 56 may be above or below the "zero" level 56, and constitutes noise that occurs because each pixel of CCD array 3 is slightly different from the others. This difference manifests itself as noise in the output voltage V_{IN} applied to the input of correlated double sampler circuit 4. The $V_{\mbox{\scriptsize IN}}$ signal for each pixel also includes a negative pulse 57 that includes data information plus the same (i.e., "correlated") noise represented by level 55. The correlated double sampler circuit of Fig. 6 operates to sample

20

both the level 55 and the level 57 and produce the output signal $V_{\text{\tiny INN}}\text{--}V_{\text{\tiny INN}}\text{--}v_{\text{\tiny INN}}\text{--}$ which cancels the noise represented by level 55 and also converts singleended input signal V_{IN} to a differential signal centered about the common mode voltage V_{CM} . dummy feedback clamp circuit 5 of Fig. 1 is used to eliminate the effect of any input offset voltage of differential amplifier 33 of Fig. 6 to thereby prevent amplifier 11 of Fig. 1 from "gaining up" input offset voltage associated with correlated double sampler circuit 4. During level 55 of the $V_{\mbox{\scriptsize IN}}$ waveform a signal is applied to the gate of MOSFET 6A to turn it on in order to sample level 55. During level 57 a signal is applied to the gates of MOSFETs 31 and 6B to turn them on to accomplish sampling of level 57. Fig. 7 is a schematic diagram of the difference amplifier 33 shown in Fig. 6.

5

10

15

20

25

30

Fig. 8 shows a conventional differential-to-single-ended amplifier 11 of Fig. 1, receiving the differential input signals V_{OUTT} and V_{OUTT} on conductors 10A and 10B to produce the single-ended output voltage V_{OUT} on conductor 12.

Fig. 9 shows an important practical application of the logarithmic attenuator 8, connected as a feedback element between the output and the inverting input of an operational amplifier 63 to provide a logarithmic amplifier 62.

Fig. 10 shows an alternate embodiment of a logarithmic attenuator 67, in which the series resistive elements 64-1,2...N are shown as resistors, although they could be MOSFETs biased as resistors as shown in Fig. 3. The parallel

resistive elements 65-1,2...N also are shown as resistors coupled between the various junctions of the series resistive elements and a reference voltage conductor. A plurality of P-channel MOSFETS 66-1,2...N are connected between an output conductor 10 and the successive junction nodes, respectively, of the series resistive elements 64-1,2...N. Although this resistive attenuator structure 67 would not be as linear as the attenuator structure of Fig. 3, it nevertheless would have a logarithmic gain characteristic if the gate electrodes of the MOSFET 66-1,2...N are driven by the control circuit shown in Fig. 3.

Similarly, another attenuator structure 68 shown in Fig. 11 similarly would be less linear than the attenuator structure shown in Fig. 3, but it would have a logarithmic gain characteristic if the gate electrodes of the MOSFETs 70-1,2...N are driven by the control circuit 8B of Fig. 3. In Fig. 11, each of the MOSFET switches 70-1,2...N is coupled across a corresponding series resistive element 64-1,2...N.

While the invention has been described with reference to several particular embodiments thereof, those skilled in the art will be able to make the various modifications to the described embodiments of the invention without departing from the true spirit and scope of the invention. It is intended that all elements and steps which are insubstantially different or perform substantially the same function in substantially the same way to achieve the same result as what is claimed are within the scope of the invention.

22

For example, in the attenuators shown in Figs. 10 and 11, if the voltages V1, V2...V $_{N}$ increase from zero to +V $_{C}$ volts, level off at V $_{C}$ volts, and then decrease from V $_{C}$ volts back to zero volts in generally the same manner as in the Gilbert '541 and '478 patents for each stage of the resistive attenuator circuit, a logarithmic composite transfer function would be achieved. However, providing the CMOS switches as shown in Fig. 3 provides greater linearity for the same number of stages of the resistive attenuator circuit.

5

23

WHAT IS CLAIMED IS

5

30

- 1. A logarithmic attenuator circuit comprising:
 - (a) a resistive attenuator includingi. an input conductor and an

output conductor,

- ii. a plurality of series resistive elements connected in series between the input conductor and the output conductor, and
- iii. a plurality of parallel resistive elements each having a first terminal connected to a successive junction, respectively, between the various series resistive elements;
- (b) a plurality of switching elements

 operative to controllably couple the parallel resistive elements, respectively, between the successive junctions and a first reference voltage conductor, each switching element having a control terminal; and
- 20 (c) a control circuit producing a plurality of successive increasing and then leveling off control signals on the control terminals of successive switches, respectively, in response to linear changing of a gain control signal from a first value to a second value.
 - 2. The logarithmic attenuator circuit of Claim 1 wherein each series resistive element includes a MOSFET having its gate connected to a second reference voltage conductor.

24

3. The logarithmic attenuator circuit of Claim 1 wherein each parallel resistive element includes a channel region in a MOSFET that also functions as the switching element coupling the parallel resistive element between a corresponding junction and the first reference voltage conductor.

- 4. The logarithmic attenuator of Claim 2 wherein each parallel resistive element includes a channel region in a MOSFET that also functions as the switching element coupling the parallel resistive element between a corresponding junction and the first reference voltage conductor.
- 15 5. The logarithmic attenuator of Claim 1
 wherein the control circuit includes a plurality of
 differential amplifiers each having a first input
 coupled to receive a gain control signal on a gain
 control conductor 9 and a second input, and a
 20 circuit producing a plurality of successive
 threshold voltages each having a larger magnitude
 than the previous one, the second inputs being
 coupled to receive the plurality of threshold
 voltages, respectively.

25

30

5

10

6. The logarithmic attenuator of Claim 4 wherein the control circuit includes a plurality of differential amplifiers each having a first input coupled to receive a gain control signal on a gain control conductor 9 and a second input, and a circuit producing a plurality of successive threshold voltages each having a larger magnitude than the previous one, the second inputs being

25

coupled to receive the plurality of threshold voltages, respectively.

- 7. The logarithmic attenuator of Claim 6
 wherein each differential amplifier includes an output stage bias control circuit that maintains an output of that differential amplifier at a voltage approximately equal to a threshold voltage of a MOSFET functioning as a parallel resistive element and as a switching element if the magnitude of the gain control voltage is less than or equal to the magnitude of the threshold voltage applied to the second input of the differential amplifier.
- 15 8. The logarithmic amplifier of Claim 4 wherein all of the MOSFETs are P-channel MOSFETs each having its source electrode connected to its body electrode.
- 9. A logarithmic gain circuit comprising:(a) a resistive attenuator including
 - i. an input conductor and an output conductor,
- ii. a plurality of series resistive 25 elements connected in series between the input conductor and the output conductor, and

- iii. a plurality of parallel resistive elements each having a first terminal connected to a successive junction, respectively, between the various series resistive elements;
- (b) a plurality of switching elements operative to controllably electrically couple the parallel resistive elements, respectively, between

26

the successive junctions and a first reference voltage conductor, each switching element having a control terminal; and

(c) a control circuit producing a plurality of successive control signals on the control terminals of successive switches, respectively, in response to linear changing of a gain control signal from a first value to a second value, a magnitude of each control signal increasing and then leveling off at a predetermined

5

15

- increasing and then leveling off at a predetermined value.
 - 10. A logarithmic gain circuit comprising:
 - (a) a resistive attenuator including
 - i. an input conductor and an output conductor,
 - ii. a plurality of series resistive elements connected in series between the input conductor and the output conductor, and
- iii. a plurality of parallel
 resistive elements each having a first terminal
 connected to a successive junction, respectively,
 between the various series resistive elements, each
 of the parallel resistive elements including an
 electrically controllable resistive element having
 a control terminal operative to control the
 resistance thereof, each of the parallel resistive
 elements including a second terminal coupled to a
- 30 (b) a control circuit producing a plurality of successive piecewise-linear control signals on the control terminals of successive electrically controllable resistive elements,

common conductor; and

27

respectively, in response to changing of a gain control signal from a first value to a second value.

5 11. A logarithmic amplifier comprising:

10

15

- (a) an operational amplifier having an inverting input, a non-inverting input, and an output;
- (b) a logarithmic attenuator having an input coupled to the output of the operational amplifier and an output coupled to the inverting input of the operational amplifier, the logarithmic attenuator including
 - (1) a resistive attenuator includingi. an input conductor and an output conductor,
 - ii. a plurality of series resistive elements connected in series between the input conductor and the output conductor, and
- iii. a plurality of parallel
 resistive elements each having a first terminal
 connected to a successive junction, respectively,
 between the various series resistive elements, each
 of the parallel resistive elements including an
 electrically controllable resistive element having
 a control terminal operative to control the
 resistance thereof, each of the parallel resistive
 elements including a second terminal coupled to a
- 30 (2) a control circuit producing a plurality of successive piecewise-linear control signals on the control terminals of successive electrically controllable resistive elements,

common conductor; and

WO 99/18664

respectively, in response to changing of a gain control signal from a first value to a second value.

- 5 12. A method of operating a circuit to provide a logarithmic gain, comprising:
 - including an input conductor and an output conductor, a plurality of series resistive elements connected in series between the input conductor and the output conductor, and a plurality of parallel resistive elements each having a first terminal connected to a successive junction, respectively, between the various series resistive elements, each of the parallel resistive elements including an electrically controllable resistive element having a control terminal operative to control the resistance thereof, each of the parallel resistive elements including a second terminal coupled to a
 - (b) producing a plurality of successive piecewise-linear control signals on the control terminals of successive electrically controllable resistive elements, respectively.

common conductor; and

25

30

10

15

20

13. The method of Claim 12 wherein step (b) includes producing the plurality of successive piece-wise linear control signals in response to linear changing of a gain control signal from a first value to a second value.

AMENDED CLAIMS

[received by the International Bureau on 19 January 1999 (19.01.99); original claims 1,3-6 and 9-12 amended; remaining claims unchanged (6 pages)]

WHAT IS CLAIMED IS:

- 1. A logarithmic attenuator circuit comprising:
 - (a) a resistive attenuator including
 - i. an input conductor and an output
- 5 conductor,

- ii. a plurality of series resistive elements connected in series between the input conductor and the output conductor, and
- iii. a plurality of parallel resistive
 elements each having a first terminal connected to a
 successive junction, respectively, between the various
 series resistive elements;
 - (b) a plurality of switching elements operative to controllably couple the parallel resistive elements, respectively, between the successive junctions and a first reference voltage conductor, each switching element having a control terminal; and
- (c) a control circuit producing a plurality of successive gradually increasing and then leveling off analog 20 control signals on the control terminals of successive switching elements, respectively, in response to gradual linear changing of an analog gain control signal from a first value to a second value.
- 2. The logarithmic attenuator circuit of Claim 1 wherein each series resistive element includes a MOSFET having its gate connected to a second reference voltage conductor.
- 3. The logarithmic attenuator circuit of Claim 1 wherein each parallel resistive element includes a MOSFET that also functions as the switching element coupling the

5

10

15

20

WO 99/18664 PCT/US98/08577

30

parallel resistive element between a corresponding junction and the first reference voltage conductor.

- 4. The logarithmic attenuator of Claim 2 wherein each parallel resistive element includes a MOSFET that also functions as the switching element coupling the parallel resistive element between a corresponding junction and the first reference voltage conductor.
- 5. The logarithmic attenuator of Claim 1 wherein the control circuit includes a plurality of differential amplifiers each having a first input coupled to receive a gain control signal on a gain control conductor and a second input, and a circuit producing a plurality of successive threshold voltages each having a larger magnitude than the previous one, the second inputs being coupled to receive the plurality of threshold voltages, respectively.
 - 6. The logarithmic attenuator of Claim 4 wherein the control circuit includes a plurality of differential amplifiers each having a first input coupled to receive a gain control signal on a gain control conductor and a second input, and a circuit producing a plurality of successive threshold voltages each having a larger magnitude than the previous one, the second inputs being coupled to receive the plurality of threshold voltages, respectively.
- 7. The logarithmic attenuator of Claim 6 wherein each differential amplifier includes an output stage bias control circuit that maintains an output of that differential amplifier at a voltage approximately equal to a threshold voltage of a MOSFET functioning as a parallel resistive element and as a switching element if the magnitude of the

gain control voltage is less than or equal to the magnitude of the threshold voltage applied to the second input of the differential amplifier.

- 8. The logarithmic amplifier of Claim 4 wherein all of the MOSFETs are P-channel MOSFETs each having its source electrode connected to its body electrode.
 - 9. A logarithmic gain circuit comprising:
 - (a) a resistive attenuator including
 - i. an input conductor and an output
- 10 conductor,

- ii. a plurality of series resistive elements connected in series between the input conductor and the output conductor, and
- iii. a plurality of parallel resistive

 15 elements each having a first terminal connected to a

 successive junction, respectively, between the various
 series resistive elements;
 - (b) a plurality of switching elements operative to controllably electrically couple the parallel resistive elements, respectively, between the successive junctions and a first reference voltage conductor, each switching element having a control terminal; and
- (c) an analog control circuit producing a plurality of successive control signals on the control
 terminals of successive switching elements, respectively, in response to linear changing of an analog gain control signal from a first value to a second value, a magnitude of each control signal gradually increasing and then leveling off at a predetermined value.
- 30 10. A logarithmic gain circuit comprising:

- (a) a resistive attenuator including
- i. an input conductor and an output conductor,

5

10

15

20

- ii. a plurality of series resistive elements connected in series between the input conductor and the output conductor, and
- iii. a plurality of parallel resistive elements each having a first terminal connected to a successive junction, respectively, between the various series resistive elements, each of the parallel resistive elements including an electrically controllable resistive element having a control terminal operative to control the resistance thereof, each of the parallel resistive elements including a second terminal coupled to a common conductor; and
 - (b) an analog control circuit producing a plurality of successive piecewise-linear gradually changing analog control voltage signals on the control terminals of successive electrically controllable resistive elements, respectively, in response to gradual changing of an analog gain control signal from a first value to a second value.
 - 11. A logarithmic amplifier comprising:
 - (a) an operational amplifier having an inverting input, a non-inverting input, and an output;
 - (b) a logarithmic attenuator having an input coupled to the output of the operational amplifier and an output coupled to the inverting input of the operational amplifier, the logarithmic attenuator including
 - (1) a resistive attenuator including
- i. an input conductor and an output conductor,
 - ii. a plurality of series resistive elements

connected in series between the input conductor and the output conductor, and


iii. a plurality of parallel resistive elements each having a first terminal connected to a successive junction, respectively, between the various series resistive elements, each of the parallel resistive elements including an electrically controllable resistive element having a control terminal operative to control the resistance thereof, each of the parallel resistive elements including a second terminal coupled to a common conductor; and


10

- (2) an analog control circuit producing a plurality of successive piecewise-linear gradually changing analog control voltage signals on the control terminals of successive electrically controllable resistive elements, respectively, in response to gradual changing of an analog gain control signal from a first value to a second value.
- 12. A method of operating a circuit to provide a logarithmic gain, comprising:
- 20 (a) providing a resistive attenuator including an input conductor and an output conductor, a plurality of series resistive elements connected in series between the input conductor and the output conductor, and a plurality of parallel resistive elements each having a first terminal connected to a successive junction, respectively, between the various series resistive elements, each of the parallel resistive elements including an electrically controllable resistive element having a control terminal operative to control the resistance thereof, each of the parallel resistive elements including a second terminal coupled to a common conductor; and
 - (b) producing a plurality of gradually changing


successive piecewise-linear analog control voltage signals on the control terminals of successive electrically controllable resistive elements, respectively.

13. The method of Claim 12 wherein step (b) includes producing the plurality of successive piece-wise linear 5 control signals in response to linear changing of a gain control signal from a first value to a second value.







SUBSTITUTE SHEET (RULE 26)





SUBSTITUTE SHEET (RULE 26)







SUBSTITUTE SHEET (RULE 26)






SUBSTITUTE SHEET (RULE 26)





F14.10



SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

International application No. PCT/US98/08577

A. CLASSIFICATION OF SUBJECT MATTER IPC(6) :H03G 11/08; G06F 7/556 US CL :227/750 251								
US CL :327/350, 351 According to International Patent Classification (IPC) or to both national classification and IPC								
B. FIELDS SEARCHED								
Minimum documentation searched (classification system followed by classification symbols)								
U.S. : 327/350, 351, 352, 346								
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched None								
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) APS and Image Search Retrieval search terms: log or logarithmic; attenuat?/clm, attenuat?/clm								
C. DOCUMENTS CONSIDERED TO BE RELEVANT								
Category*	Citation of document, with indication, where app	Relevant to claim No.						
X 	US 3,590,366 A (VAUGHN) 29 June 1 lines 13-66	971 (29.06.71), Fig. 3, col.6	1-2, 9, 10-13					
Y			3-4, 8					
A	US 4,500,845 A (EHNI) 19 February 1 col. 2, line 25 to col. 3, line 8	None						
A	US 5,523,712 A (MIYABE et al.) 04 June 1996 (04.06.96), Fig. 1, from col. 3, line 55 to col. 6, line 52							
Furth	er documents are listed in the continuation of Box C.	See patent family annex.						
"A" do	ecial categories of cited documents: cument defining the general state of the art which is not considered be of particular relevance	"T" later document published after the intr date and not in conflict with the app the principle or theory underlying the	lication but cited to understand					
"E" can	rlier document published on or after the international filing date cument which may throw doubts on priority claim(s) or which is ed to establish the publication date of another citation or other	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone						
"O" do	ecial reason (as specified) cument referring to an oral disclosure, use, exhibition or other eans	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art						
	cument published prior to the international filing date but later than e priority date claimed	"&" document member of the same patent family						
Date of the 01 JULY	actual completion of the international search 1998	Date of mailing of the international search report 1 0 SEP 1998						
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3230 Authorized officer TOAN TRAN Celephone No. (703) 308-486								