



- (51) **International Patent Classification:**
G06F 3/06 (2006.01) *G06F 12/02* (2006.01)
- (21) **International Application Number:**
PCT/US2024/011522
- (22) **International Filing Date:**
13 January 2024 (13.01.2024)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
63/472,041 09 June 2023 (09.06.2023) US
18/227,483 28 July 2023 (28.07.2023) US
- (71) **Applicant:** SANDISK TECHNOLOGIES, INC.
[US/US]; 951 Sandisk Drive, Legal Dep., Milpitas, California 95035 (US).
- (72) **Inventors:** SINGLA, Lovish; c/o Western Digital Technologies, Inc., 5601 Great Oaks Parkway, San Jose, California 95119 (US). A, Shaheed Nehal; c/o Western Digital Technologies, Inc., 5601 Great Oaks Parkway, San Jose, California 95119 (US). ARORA, Lovleen; c/o Western Digital Technologies, Inc., 5601 Great Oaks Parkway, San Jose, California 95119 (US).

(74) **Agent:** HETZ, Joseph F. et al.; Crowell & Moring LLP, 455 North Cityfront Plaza Drive - Suite 3600, Chicago, Illinois 60611 (US).

(81) **Designated States** (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CV, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IQ, IR, IS, IT, JM, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, MG, MK, MN, MU, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.

(84) **Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, CV, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SC, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, ME, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

(54) **Title:** DATA STORAGE DEVICE AND METHOD FOR PROVIDING EXTERNAL-INTERRUPT-BASED CUSTOMIZED BEHAVIOR




FIG. 5

(57) **Abstract:** A data storage device and method are disclosed for providing external-interrupt-based customized behavior. In one embodiment, a data storage device is provided comprising a memory and a controller configured to communicate with the memory. The controller is further configured to: receive an interrupt from a host indicating that a user is experiencing a performance problem with the data storage device; and in response to receiving the interrupt, take an action to address an issue in the data storage device that is causing the performance problem. Other embodiments are disclosed.

Published:

— *with international search report (Art. 21(3))*

Data Storage Device and Method for Providing External-Interrupt-Based Customized Behavior

Cross-Reference to Related Application

[0001] This application claims the benefit of and hereby incorporates by reference, for all purposes, the entirety of the contents of U.S. Nonprovisional Application No 18/227,483, entitled “Data Storage Device and Method for Providing External-Interrupt-Based Customized Behavior” and filed in the United States Patent & Trademark Office on July 28, 2023, which is claims priority of U.S. Provisional application number 63/472,041 filed June 9, 2023.

Background

[0002] A host can retrieve data from and/or store data in a data storage device. Once shipped and throughout its lifecycle, a data storage device can follow a predefined behavior path (e.g., based on memory behavior) or perform a predefined handling operation (e.g., error handling).

Brief Description of the Drawings

[0003] Figure 1A is a block diagram of a data storage device of an embodiment.

[0004] Figure 1B is a block diagram illustrating a storage module of an embodiment.

[0005] Figure 1C is a block diagram illustrating a hierarchical storage system of an embodiment.

[0006] Figure 2A is a block diagram illustrating components of the controller of the data storage device illustrated in Figure 1A according to an embodiment.

[0007] Figure 2B is a block diagram illustrating components of the memory data storage device illustrated in Figure 1A according to an embodiment.

[0008] Figure 3 is a block diagram of a host and data storage device of an embodiment.

[0009] Figure 4 is a flow chart of a method of an embodiment for providing external-interrupt-based customized behavior.

[0010] Figure 5 is a flow chart of a method of an embodiment for providing external-interrupt-based customized behavior.

Detailed Description

[0011] The following embodiments generally relate to a data storage device and method for providing external-interrupt-based customized behavior. In one embodiment, a data storage device is provided comprising a memory and a controller configured to communicate with the memory. The controller is further configured to: receive an interrupt from a host indicating that a user is experiencing a performance problem with the data storage device; and in response to

receiving the interrupt, take an action to address an issue in the data storage device that is causing the performance problem.

[0012] In some embodiments, the issue comprises a temperature of the memory exceeding a threshold and the action comprises performing thermal throttling to cool the memory.

[0013] In some embodiments, the action further comprises performing background operations with a reduced memory unit size.

[0014] In some embodiments, the action comprises performing a garbage collection operation as a foreground operation.

[0015] In some embodiments, the action comprises updating a time tag with a target digital-to-analog converter (DAC) shift value for a block in the memory.

[0016] In some embodiments, the action is performed only in response to receiving the interrupt.

[0017] In some embodiments, the action is performed during runtime.

[0018] In some embodiments, the action is performed as a background operation.

[0019] In some embodiments, the memory comprises a three-dimensional memory.

[0020] In another embodiment, a method is provided that is performed in a data storage device comprising a memory. The method comprises receiving an external interrupt in response to a user experiencing a performance problem with the data storage device; and in response to receiving the external interrupt, addressing an issue in the data storage device that is causing the performance problem.

[0021] In some embodiments, the external interrupt is generated by an application that is proprietary to the data storage device.

[0022] In some embodiments, a feature of the application that allows the external interrupt to be sent to the data storage device is a subscription-based service.

[0023] In some embodiments, the external interrupt comprises a set of commands from a host.

[0024] In some embodiments, the set of commands comprises a dummy set of vendor-specific commands that are not used for user data transfer.

[0025] In some embodiments, the external interrupt is received as activation of a predetermined set of one or more pins on a bus.

[0026] In some embodiments, addressing the issue comprises performing a thermal throttling operation.

[0027] In some embodiments, addressing the issue comprises performing a garbage collection operation.

[0028] In some embodiments, addressing the issue comprises updating a digital-to-analog converter (DAC) shift value.

[0029] In some embodiments, the external interrupt is generic in that it does not instruct the data storage device to take a particular action.

[0030] In another embodiment, a data storage device comprising: a memory; means for receiving an interrupt indicating that a user is experiencing a performance problem with the data storage device; and means for taking an action, in response to receiving the interrupt, to address an issue in the data storage device that is causing the performance problem.

[0031] Other embodiments are possible, and each of the embodiments can be used alone or together in combination. Accordingly, various embodiments will now be described with reference to the attached drawings.

[0032] Embodiments

[0033] The following embodiments relate to a data storage device (DSD). As used herein, a “data storage device” refers to a device that stores data. Examples of DSDs include, but are not limited to, hard disk drives (HDDs), solid state drives (SSDs), tape drives, hybrid drives, etc. Details of example DSDs are provided below.

[0034] Data storage devices suitable for use in implementing aspects of these embodiments are shown in Figures 1A-1C. Figure 1A is a block diagram illustrating a data storage device 100 according to an embodiment of the subject matter described herein. Referring to Figure 1A, data storage device 100 includes a controller 102 and non-volatile memory that may be made up of one or more non-volatile memory die 104. As used herein, the term die refers to the collection of non-volatile memory cells, and associated circuitry for managing the physical operation of those non-volatile memory cells, that are formed on a single semiconductor substrate. Controller 102 interfaces with a host system and transmits command sequences for read, program, and erase operations to non-volatile memory die 104.

[0035] The controller 102 (which may be a non-volatile memory controller (e.g., a flash, resistive random-access memory (ReRAM), phase-change memory (PCM), or magnetoresistive random-access memory (MRAM) controller)) can take the form of processing circuitry, a microprocessor or processor, and a computer-readable medium that stores computer-readable program code (e.g., firmware) executable by the (micro)processor, logic gates, switches, an application specific integrated circuit (ASIC), a programmable logic controller, and an embedded microcontroller, for example. The controller 102 can be configured with hardware and/or firmware to perform the various functions described below and shown in the flow diagrams. Also, some of the components shown as being internal to the controller can also be stored external to the controller, and other components can be used. Additionally, the phrase “operatively in communication with” could mean directly in communication with or indirectly

(wired or wireless) in communication with through one or more components, which may or may not be shown or described herein.

[0036] As used herein, a non-volatile memory controller is a device that manages data stored on non-volatile memory and communicates with a host, such as a computer or electronic device. A non-volatile memory controller can have various functionality in addition to the specific functionality described herein. For example, the non-volatile memory controller can format the non-volatile memory to ensure the memory is operating properly, map out bad non-volatile memory cells, and allocate spare cells to be substituted for future failed cells. Some part of the spare cells can be used to hold firmware to operate the non-volatile memory controller and implement other features. In operation, when a host needs to read data from or write data to the non-volatile memory, it can communicate with the non-volatile memory controller. If the host provides a logical address to which data is to be read/written, the non-volatile memory controller can convert the logical address received from the host to a physical address in the non-volatile memory. (Alternatively, the host can provide the physical address.) The non-volatile memory controller can also perform various memory management functions, such as, but not limited to, wear leveling (distributing writes to avoid wearing out specific blocks of memory that would otherwise be repeatedly written to) and garbage collection (after a block is full, moving only the valid pages of data to a new block, so the full block can be erased and reused).

[0037] Non-volatile memory die 104 may include any suitable non-volatile storage medium, including resistive random-access memory (ReRAM), magnetoresistive random-access memory (MRAM), phase-change memory (PCM), NAND flash memory cells and/or NOR flash memory cells. The memory cells can take the form of solid-state (e.g., flash) memory cells and can be one-time programmable, few-time programmable, or many-time programmable. The memory cells can also be single-level cells (SLC), multiple-level cells (MLC) (e.g., dual-level cells, triple-level cells (TLC), quad-level cells (QLC), etc.) or use other memory cell level technologies, now known or later developed. Also, the memory cells can be fabricated in a two-dimensional or three-dimensional fashion.

[0038] The interface between controller 102 and non-volatile memory die 104 may be any suitable flash interface, such as Toggle Mode 200, 400, or 800. In one embodiment, the data storage device 100 may be a card based system, such as a secure digital (SD) or a micro secure digital (micro-SD) card. In an alternate embodiment, the data storage device 100 may be part of an embedded data storage device.

[0039] Although, in the example illustrated in Figure 1A, the data storage device 100 (sometimes referred to herein as a storage module) includes a single channel between controller 102 and non-volatile memory die 104, the subject matter described herein is not limited to

having a single memory channel. For example, in some architectures (such as the ones shown in Figures 1B and 1C), two, four, eight or more memory channels may exist between the controller and the memory device, depending on controller capabilities. In any of the embodiments described herein, more than a single channel may exist between the controller and the memory die, even if a single channel is shown in the drawings.

[0040] Figure 1B illustrates a storage module 200 that includes plural non-volatile data storage devices 100. As such, storage module 200 may include a storage controller 202 that interfaces with a host and with data storage device 204, which includes a plurality of data storage devices 100. The interface between storage controller 202 and data storage devices 100 may be a bus interface, such as a serial advanced technology attachment (SATA), peripheral component interconnect express (PCIe) interface, or double-data-rate (DDR) interface. Storage module 200, in one embodiment, may be a solid state drive (SSD), or non-volatile dual in-line memory module (NVDIMM), such as found in server PC or portable computing devices, such as laptop computers, and tablet computers.

[0041] Figure 1C is a block diagram illustrating a hierarchical storage system. A hierarchical storage system 250 includes a plurality of storage controllers 202, each of which controls a respective data storage device 204. Host systems 252 may access memories within the storage system 250 via a bus interface. In one embodiment, the bus interface may be a Non-Volatile Memory Express (NVMe) or Fibre Channel over Ethernet (FCoE) interface. In one embodiment, the system illustrated in Figure 1C may be a rack mountable mass storage system that is accessible by multiple host computers, such as would be found in a data center or other location where mass storage is needed.

[0042] Figure 2A is a block diagram illustrating components of controller 102 in more detail. Controller 102 includes a front-end module 108 that interfaces with a host, a back-end module 110 that interfaces with the one or more non-volatile memory die 104, and various other modules that perform functions which will now be described in detail. A module may take the form of a packaged functional hardware unit designed for use with other components, a portion of a program code (e.g., software or firmware) executable by a (micro)processor or processing circuitry that usually performs a particular function of related functions, or a self-contained hardware or software component that interfaces with a larger system, for example. Also, “means” for performing a function can be implemented with at least any of the structure noted herein for the controller and can be pure hardware or a combination of hardware and computer-readable program code.

[0043] Referring again to modules of the controller 102, a buffer manager/bus controller 114 manages buffers in random access memory (RAM) 116 and controls the internal bus arbitration

of controller 102. A read only memory (ROM) 118 stores system boot code. Although illustrated in Figure 2A as located separately from the controller 102, in other embodiments one or both of the RAM 116 and ROM 118 may be located within the controller. In yet other embodiments, portions of RAM and ROM may be located both within the controller 102 and outside the controller.

[0044] Front-end module 108 includes a host interface 120 and a physical layer interface (PHY) 122 that provide the electrical interface with the host or next level storage controller. The choice of the type of host interface 120 can depend on the type of memory being used. Examples of host interfaces 120 include, but are not limited to, SATA, SATA Express, serially attached small computer system interface (SAS), Fibre Channel, universal serial bus (USB), PCIe, and NVMe. The host interface 120 typically facilitates transfer for data, control signals, and timing signals.

[0045] Back-end module 110 includes an error correction code (ECC) engine 124 that encodes the data bytes received from the host, and decodes and error corrects the data bytes read from the non-volatile memory. A command sequencer 126 generates command sequences, such as program and erase command sequences, to be transmitted to non-volatile memory die 104. A RAID (Redundant Array of Independent Drives) module 128 manages generation of RAID parity and recovery of failed data. The RAID parity may be used as an additional level of integrity protection for the data being written into the memory device 104. In some cases, the RAID module 128 may be a part of the ECC engine 124. A memory interface 130 provides the command sequences to non-volatile memory die 104 and receives status information from non-volatile memory die 104. In one embodiment, memory interface 130 may be a double data rate (DDR) interface, such as a Toggle Mode 200, 400, or 800 interface. A flash control layer 132 controls the overall operation of back-end module 110.

[0046] The data storage device 100 also includes other discrete components 140, such as external electrical interfaces, external RAM, resistors, capacitors, or other components that may interface with controller 102. In alternative embodiments, one or more of the physical layer interface 122, RAID module 128, media management layer 138 and buffer management/bus controller 114 are optional components that are not necessary in the controller 102.

[0047] Figure 2B is a block diagram illustrating components of non-volatile memory die 104 in more detail. Non-volatile memory die 104 includes peripheral circuitry 141 and non-volatile memory array 142. Non-volatile memory array 142 includes the non-volatile memory cells used to store data. The non-volatile memory cells may be any suitable non-volatile memory cells, including ReRAM, MRAM, PCM, NAND flash memory cells and/or NOR flash memory cells in a two-dimensional and/or three-dimensional configuration. Non-volatile memory die 104

further includes a data cache 156 that caches data. Peripheral circuitry 141 includes a state machine 152 that provides status information to the controller 102.

[0048] Returning again to Figure 2A, the flash control layer 132 (which will be referred to herein as the flash translation layer (FTL) or, more generally, the “media management layer,” as the memory may not be flash) handles flash errors and interfaces with the host. In particular, the FTL, which may be an algorithm in firmware, is responsible for the internals of memory management and translates writes from the host into writes to the memory 104. The FTL may be needed because the memory 104 may have limited endurance, may be written in only multiples of pages, and/or may not be written unless it is erased as a block. The FTL understands these potential limitations of the memory 104, which may not be visible to the host. Accordingly, the FTL attempts to translate the writes from host into writes into the memory 104.

[0049] The FTL may include a logical-to-physical address (L2P) map (sometimes referred to herein as a table or data structure) and allotted cache memory. In this way, the FTL translates logical block addresses (“LBAs”) from the host to physical addresses in the memory 104. The FTL can include other features, such as, but not limited to, power-off recovery (so that the data structures of the FTL can be recovered in the event of a sudden power loss) and wear leveling (so that the wear across memory blocks is even to prevent certain blocks from excessive wear, which would result in a greater chance of failure).

[0050] Turning again to the drawings, Figure 3 is a block diagram of a host 300 and data storage device 100 of an embodiment. The host 300 can take any suitable form, including, but not limited to, a computer, a mobile phone, a tablet, a wearable device, a digital video recorder, a surveillance system, etc. The host 300 in this embodiment (here, a computing device) comprises a processor 330 and a memory 340. In one embodiment, computer-readable program code stored in the host memory 340 configures the host processor 330 (which can be one or more processors) to perform the acts described herein. So, actions performed by the host 300 are sometimes referred to herein as being performed by an application (computer-readable program code) run on the host 300. For example, the host 300 can be configured to send data (e.g., initially stored in the host’s memory 340) to the data storage device 100 for storage in the data storage device’s memory 104.

[0051] As mentioned above, once shipped in the market, the data storage device 100 can follow a predefined behavior path or handlings throughout its lifecycle. The behavior path or handlings in the data storage device 100 can be mostly related to memory behavior or error handlings. With the advancement in technology, there is a need to move toward more intelligent/smart devices that can change their behavior during runtime based on some external

interrupts that can be either directly exposed to the host 300 or kept proprietary within an organization.

[0052] In one embodiment, a user is provided with a mechanism to cause the data storage device 100 to run an internal diagnostic and automatically perform internal operations to address any problem found during the internal diagnostic. For example, if the user detects a degradation in the user's experience with the data storage device 100 (e.g., the user is experiencing an increased wait time when retrieving or storing data, is perceiving that the retrieved data as "glitchy," or is otherwise having the sense that "something is wrong" with the data storage device 100), the user can interact with an application on the host 300 to send an external interrupt (a "generic help ticket") to the data storage device 100. In response to receiving this interrupt from the host 300, the controller 102 in the data storage device 100 can, without being directed by the host 300 to take a specific action (e.g., thermal throttling, garbage collection, updating a digital-to-analog converter (DAC) shift), determine what may be causing the problem that the user is sensing and take action(s) to correct the problem.

[0053] The application on the host 300 that sends the interrupt to the data storage device 100 can take any suitable form. For example, the application can be a propriety application that is associated with the manufacturer of the data storage device 100. So, after the user purchases the data storage device 100, the user can download an app onto the host 300 (e.g., phone, tablet, computer, etc.). If the user is experiencing a problem with the data storage device 100, the user can run the app and press a displayed button (or otherwise actuate a user input element) to cause the app on the host 300 to send the interrupt to the data storage device 100.

[0054] As mentioned above, this interrupt is "generic" in the sense that it is not instructing the data storage device 100 to perform a specific action and/or is not specifying a specific range of logical block addresses in the memory 104. In this way, the user can consider the software application on the host 300 as a "black box," where the external interrupts generated by the host 300 and sent to the data storage device 100 "somehow" (from the user's perspective) change the behavior of the data storage device 100 to improve the overall user experience. That is, the user does not need to be aware of what internal condition or previous operation of the data storage device 100 led to the data storage device's performance, thus potentially changing the user mindset to run the app/software more frequently, which can give the data storage device 100 more time to complete background operations. In another embodiment, the actions needed to respond to the user's request for help can be exposed directly to the host 300 using a command/sequence of commands, wherein host 300 itself can trigger the interrupts.

[0055] Also, with these embodiments, extreme/complex handlings provided for by the interrupts may not be otherwise performed in the regular firmware flow due to stringent

timeouts. So, these embodiments can be used to handle different conditions in the controller 102 without impacting the regular flow and without taking any hit on performance, thus leading to a better user experience. In some embodiments, the action(s) taken by the controller 102 in response to the interrupts can be performed during runtime or be used to trigger a background operation earlier. Further, in some embodiments, different interrupt-based handlings can be enabled in the data storage device 100, and the application on the host 300 that the user uses to improve the overall user experience of the data storage device 100 can be a subscription-based service.

[0056] The interrupt sent by the host 300 to the data storage device 100 can take any suitable form. For example, in one embodiment, the external interrupt takes the form of a command or sequence of commands. In another embodiment, the external interrupt takes the form of an activation of a predetermined set of one or more pins on a bus. The external interrupt can take other forms. Also, in one embodiment, the action(s) that the controller 102 takes in response to receiving the interrupt are only performed when the interrupt is received. So, if the interrupt is not received, the controller 102 will not execute those operation(s) (e.g., the code will not be executed by any internal calls within the firmware but will be entirely called only if an external interrupt is received from the host 300). In other embodiments, the action(s) can be performed in other situations where the interrupt is not received.

[0057] Also, in one embodiment, the interrupt is triggered by an application or software on the host 300, which can issue dummy sequences, or the control can be given to the host 300 directly where a particular command/sequence (e.g., a vendor-specific command) is exposed. In this embodiment, this sequence does not have a user data transfer and can be treated as a dummy sequence that triggers the controller 102 to perform a certain operation(s)/handling(s) that can improve the overall user experience but are unknown to the host 300 or user.

[0058] Some examples of these embodiments will now be discussed. It should be understood that there are merely examples and that other implementations can be used. As such, the details of these examples should not be read into the claims unless they are expressly recited therein.

[0059] Turning now to the example illustrated in the flow chart 400 in Figure 4, the user detects a performance drop in the data storage device 100 and clicks a displayed button or otherwise causes the host 300 to issue the generic external interrupt to the data storage device 100 (act 410). The controller 102 then determines if the interrupt sequence in the external interrupt is valid (act 420). If the interrupt sequence is not valid, the method ends. However, if the interrupt sequence is valid, the controller 102 checks the temperature of the memory 104 (act 430) to determine if the temperature is above a threshold (act 440). If the temperature is not above the threshold, the controller 102 performs a background operation on a standard,

predetermined portion of the memory 104 (e.g., using a “normal chunk size”) (act 450).

However, if temperature is above the threshold, the controller 102 can perform a NAND thermal throttling operation, which forces the user to not issue further commands for some time. During this time, the controller 102 performs background operations with a reduced or minimal chunk size and increases the delays between the memory operations, thus cooling down the memory 104 (act 460). When the background operations complete and the user starts to use the data storage device 100 again, there will be an improvement in the performance as all the background operations would have been completed, and the data storage device 100 would be operating at normal temperature.

[0060] Another example is shown in the flow chart 500 in Figure 5. As shown in Figure 5, after the start of the method, the controller 102 receives an external interrupt from the host 300 (act 510). The controller 102 then determines if the interrupt sequence in the external interrupt is valid (act 520). If the interrupt sequence is not valid, the method ends. However, if the interrupt sequence is valid, the controller 102 triggers a garbage collection operation in the foreground (act 530). In this example, as part of its normal firmware flow, the controller 102 performs garbage collection as a background operation during write commands (e.g., for ~150 ms) based on certain thresholds, such as a minimum number of blocks that are left in the memory 104). Garbage collection and background operations can have a direct impact on the performance of the data storage device 100, and, in certain corner scenarios, the controller 102 can operate in an “urgent” mode, which drops the performance of the data storage device 100 drastically. In this example, apart from the regular handling of garbage collection, in response to receiving the external interrupt from the host 300, the controller 102 can add additional handling where background operations can be done in the foreground irrespective of the threshold (e.g., “forced” garbage collection). With this handling, whenever the user uses the specialized/proprietary application on the host 200 or issues a specific command sequence from the host 300, the controller 102 can start to perform garbage collection as a foreground operation and can clear pending background operations without taking a hit on the performance during write operations. As shown in Figure 5, the controller 102 checks to see if any command from the host 300 was received (act 540). If a command from the host 300 was not received, the controller 102 loops back to act 530. However, if a command from the host 300 was received, the controller 102 stops the garbage collection operation and proceeds with the host command (act 550).

[0061] In yet another example, a time tag (e.g., with target/optimum digital-to-analog converter (DAC) shifts) for each block in the memory 104 can be stored once the block is fully written. The shift can change over time, so it may be desired to update the stored time tags. If a read with a stored shift results in a bit-error rate (BER) above a threshold, the controller 102 may

need to perform a bit error rate (BER) estimation scan (BES) operation and find the optimum DAC shift. This operation, if performed during regular command execution, can take time and impact read performance. So, in this example, the controller 102 can be configured to, in response to receiving the interrupt from the host 300, trigger scanning of all the blocks in the memory 104 to check if stored time tags are valid for that block. In a new target/optimum shift is needed for a block due to a high BER, the controller 102 can perform a BES operation and update the time tag of all the blocks without impacting the read performance during host operations.

[0062] There are many alternatives that can be used with these embodiments. For example, the interrupt can be triggered at any point of time/at regular intervals/during a problem by the host 300 as recommended by the data storage device 100. The controller 102 of the data storage device 100 can figure out the best possible handling to provide the optimum output to the host 300.

[0063] Finally, as mentioned above, any suitable type of memory can be used. Semiconductor memory devices include volatile memory devices, such as dynamic random access memory (“DRAM”) or static random access memory (“SRAM”) devices, non-volatile memory devices, such as resistive random access memory (“ReRAM”), electrically erasable programmable read only memory (“EEPROM”), flash memory (which can also be considered a subset of EEPROM), ferroelectric random access memory (“FRAM”), and magnetoresistive random access memory (“MRAM”), and other semiconductor elements capable of storing information. Each type of memory device may have different configurations. For example, flash memory devices may be configured in a NAND or a NOR configuration.

[0064] The memory devices can be formed from passive and/or active elements, in any combinations. By way of non-limiting example, passive semiconductor memory elements include ReRAM device elements, which in some embodiments include a resistivity switching storage element, such as an anti-fuse, phase change material, etc., and optionally a steering element, such as a diode, etc. Further by way of non-limiting example, active semiconductor memory elements include EEPROM and flash memory device elements, which in some embodiments include elements containing a charge storage region, such as a floating gate, conductive nanoparticles, or a charge storage dielectric material.

[0065] Multiple memory elements may be configured so that they are connected in series or so that each element is individually accessible. By way of non-limiting example, flash memory devices in a NAND configuration (NAND memory) typically contain memory elements connected in series. A NAND memory array may be configured so that the array is composed of multiple strings of memory in which a string is composed of multiple memory elements sharing

a single bit line and accessed as a group. Alternatively, memory elements may be configured so that each element is individually accessible, e.g., a NOR memory array. NAND and NOR memory configurations are examples, and memory elements may be otherwise configured.

[0066] The semiconductor memory elements located within and/or over a substrate may be arranged in two or three dimensions, such as a two-dimensional memory structure or a three-dimensional memory structure.

[0067] In a two-dimensional memory structure, the semiconductor memory elements are arranged in a single plane or a single memory device level. Typically, in a two-dimensional memory structure, memory elements are arranged in a plane (e.g., in an x-z direction plane) which extends substantially parallel to a major surface of a substrate that supports the memory elements. The substrate may be a wafer over or in which the layer of the memory elements are formed or it may be a carrier substrate which is attached to the memory elements after they are formed. As a non-limiting example, the substrate may include a semiconductor such as silicon.

[0068] The memory elements may be arranged in the single memory device level in an ordered array, such as in a plurality of rows and/or columns. However, the memory elements may be arrayed in non-regular or non-orthogonal configurations. The memory elements may each have two or more electrodes or contact lines, such as bit lines and wordlines.

[0069] A three-dimensional memory array is arranged so that memory elements occupy multiple planes or multiple memory device levels, thereby forming a structure in three dimensions (i.e., in the x, y and z directions, where the y direction is substantially perpendicular and the x and z directions are substantially parallel to the major surface of the substrate).

[0070] As a non-limiting example, a three-dimensional memory structure may be vertically arranged as a stack of multiple two dimensional memory device levels. As another non-limiting example, a three dimensional memory array may be arranged as multiple vertical columns (e.g., columns extending substantially perpendicular to the major surface of the substrate, i.e., in the y direction) with each column having multiple memory elements in each column. The columns may be arranged in a two dimensional configuration, e.g., in an x-z plane, resulting in a three dimensional arrangement of memory elements with elements on multiple vertically stacked memory planes. Other configurations of memory elements in three dimensions can also constitute a three dimensional memory array.

[0071] By way of non-limiting example, in a three dimensional NAND memory array, the memory elements may be coupled together to form a NAND string within a single horizontal (e.g., x-z) memory device levels. Alternatively, the memory elements may be coupled together to form a vertical NAND string that traverses across multiple horizontal memory device levels. Other three dimensional configurations can be envisioned wherein some NAND strings contain

memory elements in a single memory level while other strings contain memory elements which span through multiple memory levels. Three dimensional memory arrays may also be designed in a NOR configuration and in a ReRAM configuration.

[0072] Typically, in a monolithic three dimensional memory array, one or more memory device levels are formed above a single substrate. Optionally, the monolithic three dimensional memory array may also have one or more memory layers at least partially within the single substrate. As a non-limiting example, the substrate may include a semiconductor such as silicon. In a monolithic three dimensional array, the layers constituting each memory device level of the array are typically formed on the layers of the underlying memory device levels of the array. However, layers of adjacent memory device levels of a monolithic three dimensional memory array may be shared or have intervening layers between memory device levels.

[0073] Then again, two dimensional arrays may be formed separately and then packaged together to form a non-monolithic memory device having multiple layers of memory. For example, non-monolithic stacked memories can be constructed by forming memory levels on separate substrates and then stacking the memory levels atop each other. The substrates may be thinned or removed from the memory device levels before stacking, but as the memory device levels are initially formed over separate substrates, the resulting memory arrays are not monolithic three dimensional memory arrays. Further, multiple two dimensional memory arrays or three dimensional memory arrays (monolithic or non-monolithic) may be formed on separate chips and then packaged together to form a stacked-chip memory device.

[0074] Associated circuitry is typically required for operation of the memory elements and for communication with the memory elements. As non-limiting examples, memory devices may have circuitry used for controlling and driving memory elements to accomplish functions such as programming and reading. This associated circuitry may be on the same substrate as the memory elements and/or on a separate substrate. For example, a controller for memory read-write operations may be located on a separate controller chip and/or on the same substrate as the memory elements.

[0075] One of skill in the art will recognize that this invention is not limited to the two dimensional and three-dimensional structures described but cover all relevant memory structures within the spirit and scope of the invention as described herein and as understood by one of skill in the art.

[0076] It is intended that the foregoing detailed description be understood as an illustration of selected forms that the invention can take and not as a definition of the invention. It is only the following claims, including all equivalents, that are intended to define the scope of the claimed

invention. Finally, it should be noted that any aspect of any of the embodiments described herein can be used alone or in combination with one another.

What is claimed is:

1. A data storage device comprising:
a memory; and
a controller configured to communicate with the memory and further configured to:

receive an interrupt from a host indicating that a user is experiencing a performance problem with the data storage device; and
in response to receiving the interrupt, take an action to address an issue in the data storage device that is causing the performance problem.
2. The data storage device of Claim 1, wherein the issue comprises a temperature of the memory exceeding a threshold and the action comprises performing thermal throttling to cool the memory.
3. The data storage device of Claim 2, wherein the action further comprises performing background operations with a reduced memory unit size.
4. The data storage device of Claim 1, wherein the action comprises performing a garbage collection operation as a foreground operation.
5. The data storage device of Claim 1, wherein the action comprises updating a time tag with a target digital-to-analog converter (DAC) shift value for a block in the memory.
6. The data storage device of Claim 1, wherein the action is performed only in response to receiving the interrupt.
7. The data storage device of Claim 1, wherein the action is performed during runtime.
8. The data storage device of Claim 1, wherein the action is performed as a background operation.
9. The data storage device of Claim 1, wherein the memory comprises a three-dimensional memory.

10. A method comprising:
 - performing in a data storage device comprising a memory:
 - receiving an external interrupt in response to a user experiencing a performance problem with the data storage device; and
 - in response to receiving the external interrupt, addressing an issue in the data storage device that is causing the performance problem.
11. The method of Claim 10, wherein the external interrupt is generated by an application that is propriety to the data storage device.
12. The method of Claim 11, wherein a feature of the application that allows the external interrupt to be sent to the data storage device is a subscription-based service.
13. The method of Claim 10, wherein the external interrupt comprises a set of commands from a host.
14. The method of Claim 13, wherein the set of commands comprises a dummy set of vendor-specific commands that are not used for user data transfer.
15. The method of Claim 10, wherein the external interrupt is received as activation of a predetermined set of one or more pins on a bus.
16. The method of Claim 10, wherein addressing the issue comprises performing a thermal throttling operation.
17. The method of Claim 10, wherein addressing the issue comprises performing a garbage collection operation.
18. The method of Claim 10, wherein addressing the issue comprises updating a digital-to-analog converter (DAC) shift value.
19. The method of Claim 10, wherein the external interrupt is generic in that it does not instruct the data storage device to take a particular action.
20. A data storage device comprising:

a memory;

means for receiving an interrupt indicating that a user is experiencing a performance problem with the data storage device; and

means for taking an action, in response to receiving the interrupt, to address an issue in the data storage device that is causing the performance problem.

1/6




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 2A




FIG. 2B




FIG. 3

5/6




FIG. 4

6/6




FIG. 5

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US2024/011522

A. CLASSIFICATION OF SUBJECT MATTER G06F 3/06(2006.01)i; G06F 12/02(2006.01)i According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) G06F 3/06(2006.01); G06F 11/30(2006.01); G06F 12/00(2006.01); G06F 12/02(2006.01); G11C 16/34(2006.01) Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Korean utility models and applications for utility models Japanese utility models and applications for utility models Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) eKOMPASS(KIPO internal) & Keywords: interrupt, storage device, performance problem, thermal throttling, garbage collection, background operation, time tag, updating		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X Y	US 2016-0239412 A1 (KABUSHIKI KAISHA TOSHIBA) 18 August 2016 (2016-08-18) paragraphs [0053], [0113], [0116], [0122]; claims 1-2; and figures 1, 6-7, 12	1,4,6,9-15,17,19-20 2-3,5,7-8,16,18
Y	US 2023-0176742 A1 (WESTERN DIGITAL TECHNOLOGIES, INC.) 08 June 2023 (2023-06-08) paragraphs [0055]-[0056]; and figure 4	2-3,7-8,16
Y	US 2020-0192791 A1 (WESTERN DIGITAL TECHNOLOGIES, INC.) 18 June 2020 (2020-06-18) paragraphs [0055], [0091]; and figures 7, 12	5,18
A	US 2014-0173242 A1 (AMBER D. HUFFMAN et al.) 19 June 2014 (2014-06-19) paragraphs [0015]-[0030]; and figures 1-5	1-20
A	US 10545674 B1 (EMC IP HOLDING COMPANY LLC) 28 January 2020 (2020-01-28) column 3, line 56 - column 6, line 10; and figures 1-5	1-20
☐ Further documents are listed in the continuation of Box C. ☒ See patent family annex.		
* Special categories of cited documents: “A” document defining the general state of the art which is not considered to be of particular relevance “D” document cited by the applicant in the international application “E” earlier application or patent but published on or after the international filing date “L” document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) “O” document referring to an oral disclosure, use, exhibition or other means “P” document published prior to the international filing date but later than the priority date claimed “T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention “X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone “Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art “&” document member of the same patent family		
Date of the actual completion of the international search 21 May 2024		Date of mailing of the international search report 21 May 2024
Name and mailing address of the ISA/KR Korean Intellectual Property Office 189 Cheongsa-ro, Seo-gu, Daejeon 35208, Republic of Korea Facsimile No. +82-42-481-8578		Authorized officer YANG, Jeong Rok Telephone No. +82-42-481-5709

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.
PCT/US2024/011522

Patent document cited in search report			Publication date (day/month/year)	Patent family member(s)			Publication date (day/month/year)
US	2016-0239412	A1	18 August 2016	JP	2016-151868	A	22 August 2016
				JP	6320318	B2	09 May 2018
US	2023-0176742	A1	08 June 2023	US	11797190	B2	24 October 2023
US	2020-0192791	A1	18 June 2020	US	10896123	B2	19 January 2021
US	2014-0173242	A1	19 June 2014	CN	104798007	A	22 July 2015
				CN	104798007	B	13 February 2018
				EP	2936276	A1	28 October 2015
				EP	2936276	A4	22 June 2016
				EP	2936276	B1	16 November 2022
				KR	10-1726339	B1	12 April 2017
				KR	10-2015-0058472	A	28 May 2015
				US	9317212	B2	19 April 2016
				WO	2014-098973	A1	26 June 2014
US	10545674	B1	28 January 2020	None			