

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

**(19) World Intellectual Property Organization**  
International Bureau



(10) International Publication Number  
**WO 2018/131725 A1**

**(43) International Publication Date  
19 July 2018 (19.07.2018)**

**(51) International Patent Classification:**  
*H03M 3/00 (2006.01)*

(72) **Inventor:** SAKATA, Goro; C/o Casio Computer Co., LTD., Hamura R&D Center, 2-1, Sakae-cho 3-chome, Hamura-shi, Tokyo 205-8555 (JP).

**(21) International Application Number:**

PCT/JP2018/002036

(74) **Agent: KASHIMA, Hidemi**; 5-4-18, Ozenjinishi, Asao-ku, Kawasaki-shi, Kanagawa 215-0017 (JP).

**(22) International Filing Date:**

16 January 2018 (16.01.2018)

**(25) Filing Language:**

## English

(26) Publication Language:

## English

(30) Priority Data:


Priority Data: 2017-005427 16 January 2017 (16.01.2017) JP

(71) **Applicant: CASIO COMPUTER CO., LTD. [JP/JP]; 6-2, Hon-machi 1-chome, Shibuya-ku, Tokyo, 1518543 (JP)**

**(81) Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

**(54) Title: D/A CONVERSION DEVICE, METHOD, STORAGE MEDIUM, ELECTRONIC MUSICAL INSTRUMENT, AND INFORMATION PROCESSING APPARATUS**

FIG. 2



**(57) Abstract:** A digital-to-analog conversion device which performs integration processing for integrating a difference between an input signal and a first return signal generated based on the input signal, and outputting an integration result, first quantization processing for quantizing the integration result, and outputting a first quantization signal, first return signal output processing for outputting the first return signal by adding to the first quantization signal a correction value delay signal acquired by a correction value signal outputted based on the integration result being delayed, and output processing for outputting output signals including a signal whose pulse width is asymmetrical to center of a processing period, based on the first quantization signal, in which the correction value signal includes a signal indicating a correction value for correcting a difference between a center of the pulse width asymmetrical to the center of the



---

(84) **Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

**Published:**

- *with international search report (Art. 21(3))*
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))*

**DESCRIPTION****TITLE OF INVENTION****D/A CONVERSION DEVICE, METHOD, STORAGE MEDIUM, ELECTRONIC MUSICAL INSTRUMENT, AND INFORMATION PROCESSING APPARATUS****5 TECHNICAL FIELD**

[0001] The present invention relates to a D/A (Digital-to-Analog) conversion device that performs pulse width modulation processing, a D/A conversion method, a storage medium, an electronic musical instrument, and an information processing apparatus.

**BACKGROUND ART**

[0002] A D/A conversion device is conventionally known which uses a delta-sigma modulator (hereinafter referred to as “ $\Delta\Sigma$  modulator”) that produces a noise shaping effect of shifting quantization noise to a high-pass side so as to improve a S/N (Signal-to-Noise) ratio in an audible band (for example, Patent Document 1).

[0003] FIG. 10 is a diagram showing a structural example of a conventional D/A conversion device using a  $\Delta\Sigma$  modulator, in which a subtractor 1004 and a  $\Sigma$  integrator 1001 perform delta-sigma modulation processing. In addition, a quantizer 1002 quantizes an output value outputted from the  $\Sigma$  integrator 1001, and a delay section 1003 delays a quantization value outputted from the quantizer 1002 by an amount equal to a sampling period in oversampling. The subtractor 1004

subtracts a value outputted by the delay section 1003 from a digital input value 1006, and inputs the resultant value of the subtraction in the  $\Sigma$  integrator 1001. A symmetrical pulse width modulation section (hereafter referred to as 5 "symmetrical PWM section") 1005 therein performs PWM (Pulse Width Modulation) processing of modulating a quantization value outputted by the quantizer 1002 as a pulse signal having a duty ratio corresponding to the quantization value.

**PRIOR ART DOCUMENT****10 PATENT DOCUMENT**

[0004]

Patent Document 1: JP 2015-185900 A

[0005] Here, in the above-described conventional technique, the delta-sigma modulation processing by the subtractor 1004 and the  $\Sigma$  integrator 1001 and the PWM processing by the symmetrical PWM section 1005 in FIG. 10 are performed in oversampling periods that are dozens of times or more times greater than sampling periods for an original signal. Here, the values of pulse signals generated by PWM, that is, the 15 voltages are required to be accurate in a time-series sense. Accordingly, for each oversampling period, the pulse shape of a pulse signal generated by the symmetrical PWM section 1005 is required to be symmetrical to the temporally center point of the oversampling period. Otherwise, a desired voltage 20 value is not acquired at an arbitrary point in an oversampling

period, by which integrity with respect to the quantizer 1002 is not maintained and intended performance is not achieved. FIG. 11 is a diagram showing an example of a waveform after the PWM processing by the symmetrical PWM section 1005. A 5 period T shown in FIG. 11 is an oversampling period acquired by a sampling period  $F_s$  for an original signal being exemplarily divided by 128. In the case of FIG. 11, five values, such as -1.0, -0.5, 0.0, 0.5, and 1.0, may be taken as quantization values outputted by the quantizer 1002 of FIG. 10, and each 10 of them is subjected to pulse width modulation so as to be a pulse signal having one of the five types of duty ratios shown in FIG. 11. For this modulation, the oversampling period T is synchronized with an operation clock CLK having cycles acquired by the oversampling period T being further divided 15 by 8, and the duty ratio of each pulse signal is controlled corresponding to each quantization value. As described above, in the conventional technique, the pulse shape of a pulse signal is required to be symmetrical to the center point  $T/2$  of an oversampling period T, as shown in FIG. 11. That is, the 20 resolution of a pulse signal (the number of quantization) by the conventional PWM is limited to half of the number of clocks of an operation clock CLK within an oversampling period T. In the example shown in FIG. 11, the number of clocks (the number of cycles) of the operation clock CLK within the oversampling 25 period T is eight and therefore quantization values that can

be modulated are the five values.

[0006] The resolution, that is, the number of quantization of a pulse signal by PWM has a direct effect on the dynamic range of a D/A conversion device or the like. Therefore, when the dynamic range is required to be increased, the frequency of the operation clock is required to be increased. However, there is a problem in that, in order to increase the dynamic range, a PLL (Phased Lock Loop) circuit supporting a higher frequency is required, which increases power consumption.

10 [0007] In a case where this type of D/A conversion device is used for the output of an analog musical sound signal of an electronic musical instrument, increasing the cost and power consumption of a D/A conversion device has a direct effect on the performance of the electronic musical instrument, and 15 therefore there occurs a problem.

[0008] An object of the present invention is to provide a device by which a dynamic range can be increased without the frequency of an operation clock being increased and, when the dynamic range is not to be changed, the frequency of the 20 operation clock is decreased so as to reduce power consumption.

#### **SUMMARY OF INVENTION**

[0009] In accordance with one aspect of the present invention, there is provided a digital-to-analog conversion device which performs: integration processing for integrating a difference 25 between an input signal and a first return signal generated

based on the input signal, and outputting an integration result; first quantization processing for quantizing the integration result outputted by the integration processing, and outputting a first quantization signal; first return signal output processing for outputting the first return signal by adding to the first quantization signal a correction value delay signal acquired by a correction value signal outputted based on the integration result outputted by the integration processing being delayed; and output processing for outputting output signals including a signal whose pulse width is asymmetrical to center of a processing period, based on the first quantization signal acquired by the quantization of the first quantization processing, wherein the correction value signal includes a signal indicating a correction value for correcting a difference between a center of the pulse width asymmetrical to the center of the processing period and the center of the processing period.

#### **BRIEF DESCRIPTION OF DRAWINGS**

[0010] The present invention can be more clearly understood by the detailed description below being considered together with the following drawings.

FIG. 1 is a block diagram showing an example of the hardware structure of an embodiment of a control system for an electronic keyboard instrument;

FIG. 2 is a block diagram showing a structural example of

an embodiment of a D/A conversion device;

FIG. 3 is a diagram of an example showing target quantization levels of the D/A conversion device in the embodiment;

5 FIG. 4 is a diagram showing examples of a waveform after PWM processing by a symmetrical PWM section in the embodiment;

FIG. 5 is a diagram for describing voltage division control for asymmetrical PWM waveforms;

10 FIG. 6 is a diagram showing examples of a relation between a target quantization value, a first quantization signal, a correction value signal, and a pulse shape;

FIG. 7 is a block diagram showing a structural example of an embodiment of a  $\Sigma$  integrator;

15 FIG. 8 is a diagram comparing the noise shaping characteristic of the embodiment with that of a conventional technique;

FIG. 9 is a block diagram showing a structural example of another embodiment of the D/A conversion device;

20 FIG. 10 is a diagram showing a structural example of a conventional D/A conversion device using a  $\Delta\Sigma$  modulator; and

FIG. 11 is a diagram showing examples of a waveform after PWM processing by a symmetrical PWM section.

#### **DESCRIPTION OF EMBODIMENTS**

[0011] Embodiments of the present invention will hereinafter be described with reference to the drawings. In the present

embodiment, in the case of nine-stage quantization, PWM processing by a D/A conversion device or an information processing apparatus including the D/A conversion device outputs PWM signals (five stages where target quantization values indicate -1.0, -0.5, 0.0, 0.5, and 1.0, respectively) having pulse shapes symmetrical to the center ( $T/2$ ) of an oversampling period ( $T$ ), and PWM signals (four stages where target quantization values indicate -0.75, -0.25, 0.25, and 0.75, respectively) having pulse shapes asymmetrical to the center of this processing period. That is, for each processing period, an output section 208 to which a first quantization signal has been outputted from a first quantizer 202 outputs a PWM output signal having a duty ratio corresponding to the inputted first quantization signal, as shown in FIG. 2. This PWM output signal has a pulse shape symmetrical to the center of the processing period or a pulse shape asymmetrical to the center of the processing period.

[0012] In this processing, a second quantizer 203 outputs a correction value signal 214 for correcting a difference between the center point of the processing period and the center point of the duty (ON time) of the PWM, based on an integration result 212 outputted by a  $\Sigma$  integrator 201. For example, when a PWM output signal 211 is symmetrical (its pulse shape is symmetrical) to the center of a processing period and a target quantization value is 1.00, a correction value signal 214

indicating a value of 0 is outputted, as shown in FIG. 6. Also, for example, when a PWM output signal 211 is asymmetrical (its pulse shape is asymmetrical) to the center of a processing period and a target quantization value is 0.75, a correction 5 value signal 214 indicating a value of 0.046875 is outputted.

[0013] By the above-described processing where PWM signals each having a pulse shape symmetrical to the center of a processing period and PWM signals each having a pulse shape asymmetrical to the center of a processing period are outputted,

10 quantization stages in a processing period can be increased.

As a result of this configuration, a device is actualized by which a dynamic range can be increased without the frequency of an operation clock being increased and, when the dynamic range is not to be changed, the frequency of the operation clock 15 is decreased so as to reduce power consumption.

[0014] FIG. 1 is a block diagram showing an example of the hardware structure of an embodiment of a control system 100 for an electronic keyboard instrument that is an embodiment

of the present invention. In FIG. 1, the control system 100

20 for the electronic keyboard instrument has a structure where

a CPU (Central Processing Unit) 101, a RAM (Random Access Memory) 102, a ROM (Read-Only Memory) 103, a sound generator

LSI (Large-Scale Integration) 104, a GPIO (General Purpose

Input/Output) 11 where a keyboard 109 and a switch section 110

25 are connected, an LCD (Liquid Crystal Display) controller 113

where an LCD 112 is connected, and the like are connected to a system bath 114. A digital musical sound waveform value outputted from the sound generator LSI 104 is converted into an analog musical sound waveform signal by a filter section 5 constituted by a D/A conversion device 105, a resister 106, and a capacitor 107, amplified by an amplifier 108, and then outputted from a speaker or an output terminal not shown.

[0015] The CPU 101 executes a control program stored in the ROM 103 while using the RAM 102 as a work memory, and thereby

10 controls the entire electronic keyboard instrument. The ROM 103 stores various fixed data in addition to the control program.

[0016] The sound generator LSI 104 reads out a waveform from the waveform ROM 103, and outputs it to the D/A conversion 15 device 105. This sound generator LSI 104 is capable of simultaneously generating a maximum of 256 voices.

[0017] The GPIO 111 continually scans the operation statuses of the keyboard 109 and the switch section 110, and informs the CPU 101 of a status change by generating an interrupt to 20 the CPU 101.

[0018] The LCD controller 113 is an IC (integrated circuit) for controlling the LCD 112.

[0019] FIG. 2 is a block diagram showing a structural example of an embodiment of the D/A conversion device 105 shown in FIG.

[0020] A subtractor 207 and the above-described  $\Sigma$  integrator 201 perform  $\Delta\Sigma$  (delta-sigma) modulation processing.

[0021] The first quantizer 202 and the second quantizer 203 individually quantize an integration result 212 outputted by 5 the  $\Sigma$  integrator 201 based on the value of the integration result 212, and output a first quantization signal 213 and a correction value signal 214.

[0022] A first delay section 204 in FIG. 2 delays the correction value signal 214 outputted by the second quantizer 10 203 by an amount of time equal to an oversampling period, and outputs a correction value delay signal 215.

[0023] An adder 205 in FIG. 2 adds the first quantization signal 213 outputted by the first quantizer 202 to the correction value delay signal 215 outputted by the first delay 15 section 204, and outputs a correction value addition signal 216.

[0024] A second delay section 206 in FIG. 2 delays the correction value addition signal 216 outputted by the adder 205 by an amount of time equal to the oversampling period, and 20 outputs a first return signal 217.

[0025] The subtractor 207 subtracts the first return signal 217 outputted by the second delay section 206 from a digital sound waveform value 210 outputted by the sound generator LSI 104 in FIG. 1, and inputs a value acquired by this subtraction 25 into the  $\Sigma$  integrator 201.

[0026] The output section 208 generates, for each oversampling period, a pulse signal having a duty ratio corresponding to a first quantization signal 213 outputted by the first quantizer 202 and a pulse shape that is asymmetrical to the center of the oversampling period and corresponding to the first quantization signal 213, and thereby outputs a PWM output signal 211.

[0027] This PWM output signal 211 is smoothed by a low pass filter (output element) constituted by the resister 106 and the capacitor 107 in FIG. 1, and outputted to the amplifier 108 in FIG. 1 as an analog sound waveform signal.

[0028] FIG. 3 is a diagram of an example showing target quantization levels of the D/A conversion device in FIG. 2. In the present embodiment, output values from the  $\Sigma$  integrator 201 are quantized to nine values, which are -1.0, -0.75, -0.50, -0.25, 0.00, 0.25, 0.50, 0.75, and 1.0.

[0029] Then, pulse signals corresponding to these quantization values are generated. In the present embodiment, the output section 208 generates pulse signals each having a duty ratio corresponding to a quantization value and a pulse shape asymmetrical to the center of an oversampling period.

[0030] FIG. 4 is a diagram showing examples of a waveform after PWM processing in the output section 208. As in the case of the conventional technique shown in FIG. 11, a period T shown in FIG. 4 is an oversampling period acquired by a sampling

period  $F_s$  for an original signal being exemplarily divided by

128. In the case of FIG. 4, the above-described nine values

are possible target quantization values, and each of them is

subjected to pulse width modulation so as to be a pulse signal

5 having one of the nine types of duty ratios shown in FIG. 4.

For this modulation, the oversampling period  $T$  is synchronized

with an operation clock CLK having cycles acquired by the

oversampling period  $T$  being further divided by 8, and the duty

ratio of each pulse signal is controlled corresponding to each

10 quantization value, as in the case of the conventional

technique shown in FIG. 11.

[0031] Unlike the conventional technique shown in FIG. 11, in

the present embodiment, an asymmetrical shape is adopted as

the pulse shape of a pulse signal in addition to a shape

15 symmetrical to the center point  $T/2$  of an oversampling period

$T$ , as shown in FIG. 4.

[0032] This modulation control enables modulation stages to

be "9" stages, which is equivalent to "8" operation clock cycles

for PWM in an oversampling period + "1". Accordingly, even

20 with the same operation clock CLK as that of FIG. 11, the nine

stages shown in FIG. 3 can be achieved as quantization stages

in an oversampling period. That is, as compared to the case

of FIG. 11 whose modulation stages and quantization stages are

five stages, substantially doubled quantization can be

25 performed in the present embodiment.

[0033] This indicates that, in the present embodiment, a dynamic range can be increased to about double without the frequency of an operation clock being increased and, when the dynamic range is not to be changed, the frequency of the 5 operation clock can be decreased by about half so as to reduce power consumption, as compared to the conventional technique.

[0034] FIG. 5 is a diagram for describing voltage division control for asymmetrical PWM waveforms. In the case of a symmetrical PWM waveform shown in (a) of FIG. 5, the center 10 point of an averaged voltage coincides with the temporally center point b of an oversampling period T. In normal situations, in any of the cases of duty ratios in PWM, true quantization values are not expressed unless the center point of the averaged voltage of each waveform coincides with the 15 center point of an oversampling period. However, in the case of an asymmetrical PWM waveform shown in (b) of FIG. 5, three cycles of an operation clock CLK corresponds to high-level voltage sections. That is, point "a" is the center point of the averaged voltage of the asymmetrical PWM waveform in (b) 20 of FIG. 5, which does not coincide with the center point b of the oversampling period T.

[0035] Here, when a voltage value at point "a" is vectorially decomposed, it can be considered to be a composition of a voltage value at point "b" and a voltage value at point "c". 25 Point "b" represents the center point of the current

oversampling period and point "c" represents the center point of the next oversampling period. That is, the asymmetrical PWM waveform can be considered to be equivalent to the voltage value divided into that at the center point "b" of the current oversampling period and that at the center point "c" of the next oversampling period.

[0036] As such, by the process where an asymmetrical PWM waveform is vectorially decomposed for two oversampling periods and a voltage value corresponding to point "c" is added to a value occurred in the next oversampling period, the accuracy of quantization can be improved.

[0037] The structural example of the D/A conversion device 105 shown in FIG. 2 actualizes the above-described voltage division control. The first quantizer 202 generates the first quantization signal 213 corresponding to point "b" of FIG. 5, and the second quantizer 203 generates the correction value signal 214 corresponding to point "c" of FIG. 5. The correction value signal 214 is delayed by one oversampling period by the first delay section 204, and added to the first quantization signal 213 in the adder 205. The correction value addition signal 216 acquired thereby is further delayed by one oversampling period by the second delay section so as to generate the first return signal 217. The first return signal 217 is subtracted from the input signal 210 inputted in the next oversampling period, and the resultant value acquired

thereby is inputted into the  $\Sigma$  integrator 201. As a result, the voltage division control described using FIG. 5 is actualized.

[0038] By the above-described control operation, a positional

5 difference of the voltage center of a PWM waveform by it being asymmetrical is correctly reflected in the  $\Sigma$  integrator 201, and the asymmetrical PWM waveform can be used without the frequency of the operation clock CLK being increased. As a result, the dynamic range of the D/A conversion device 105 can

10 be expanded.

[0039] FIG. 6 is a diagram showing examples of a relation between

a target quantization value with respect to an output value of the  $\Sigma$  integrator 201, the value of a first quantization

15 signal 213 that is outputted by the first quantizer 202, the value of a correction value signal 214 that is outputted by the second quantizer 203, the pulse shape of a pulse signal that is generated by the output section 208, in nine-stage quantization.

20 [0040] When target quantization values are -1.00, -0.50, 0.00, 0.50, and 1.00, the pulse shapes of PWM waveforms are set to be symmetrical to the center point of an oversampling period, the values of first quantization signals 213 to be outputted by the first quantizer 202 are set to be the same as the target 25 quantization values, and the values of correction value

signals 214 to be outputted by the second quantizer 203 are set to be zero, as shown in FIG. 4.

[0041] When target quantization values are -0.75, -0.25, 0.25, and 0.75, the pulse shapes of PWM waveforms are set to be 5 asymmetrical to the center point of an oversampling period, the value of each first quantization signal 213 to be putputted by the quantizer 202 and the value of each correction value signal 214 to be outputted by the second quantizer 203 are set to have a ratio based on a time relation between the voltage 10 center point (which corresponds to point "a" of FIG. 4) of each waveform and the center point (which corresponds to point "b" of FIG. 4) of the oversampling period, as shown in FIG. 4. In this case, values acquired by each first quantization signal 213 being added to the corresponding correction value signal 15 214 are equal to the target quantization values.

[0042] FIG. 7 is a block diagram showing a structural example of the embodiment of the  $\Sigma$  integrator shown in FIG. 2. In this structural example, a third-order noise shaping operation is actualized by three accumulators 701, 704, and 706 being 20 connected and multiplication by multiplication coefficients  $a_0$  and  $a_1$  being performed in a multiplier 702 and a multiplier 707 in sequence.

[0043] In FIG. 7, an input value 709 (an output value from the subtractor 207 in FIG. 2) is inputted into the accumulator 701, 25 and an output value from the accumulator 701 is multiplied by

the multiplication coefficient  $a_0$  by the multiplier 702 and then inputted into the accumulator 704 via an adder 703. An output value from the accumulator 704 is multiplied by the multiplication coefficient  $a_1$  by the multiplier 705, and then 5 inputted into the accumulator 706. An output value from the accumulator 706 is multiplied by the multiplication coefficient  $k_0$  by the multiplier 707, and then added to an output value from the multiplier 702 in the adder 703. The value acquired by this addition is fed back to the accumulator 10 704. Each output value from the accumulators 701, 704, and 706 is added in an adder 708, and the value acquired by this addition is outputted as an output value 710.

[0044] By a  $\Delta\Sigma$  modulation section constituted by the  $\Sigma$  integrator 201 having the above-described configuration and 15 the subtractor 207 shown in FIG. 2, the frequency characteristic of noise can be put outside an audible range.

[0045] FIG. 8 is a diagram comparing the noise shaping characteristic of the embodiment with that of the conventional technique. Reference numeral 801 of FIG. 8 denotes a noise 20 shaping characteristic in three-stage quantization using symmetrical PWM by the conventional technique. Reference numeral 802 of FIG. 8 denotes a noise shaping characteristic in five-stage quantization using symmetrical PWM and asymmetrical PWM by the present embodiment with an operation 25 clock having the same frequency as that of reference numeral

801. Reference numeral 803 of FIG. 8 denotes a noise shaping characteristic in five-stage quantization using symmetrical PWM by the conventional technique (where the frequency of the operation clock has been increased to be more than that of reference numeral 801).

[0046] As can be seen from the comparison diagram, when the quantization of the conventional technique and that of the present embodiment at the same stage are compared, the noise shaping characteristic 802 of the present embodiment is substantially the same as the noise shaping characteristic 803 of the conventional technique.

[0047] FIG. 9 is a block diagram showing a structural example of another embodiment of the D/A conversion device shown in FIG. 1. Note that, in FIG. 9, sections having the same reference numerals as those of the above-described embodiment shown in FIG. 2 perform the same operations as those of FIG.

2. In the embodiment shown in FIG. 2, the correction value delay signal 215, which is acquired by the correction value signal 214 being delayed by the first delay section 204, is added to the first quantization signal 213 by the adder 205, delayed by the second delay section 206, and returned to the input side from the subtractor 207 as part of the first return signal 217. However, in the embodiment shown in FIG. 9, the first quantization signal 213 and the correction value signal 214 are independently returned to the input side.

[0048] More specifically, the first quantization signal 213 is delayed by a second delay section 903, and then returned to the input side from a subtractor 901 as a first return signal 904. On the other hand, the correction value delay signal 215, 5 which is acquired by the correction value signal 214 being delayed by the first delay section 204, is further delayed by a third delay section 905, and then returned to the input side from a subtractor 902 as a second return signal 906.

[0049] With this embodiment, a device can be actualized by which 10 a dynamic range can be increased without the frequency of an operation clock being increased and, when the dynamic range is not to be changed, the frequency of the operation clock is decreased so as to reduce power consumption.

[0050] In the above-described embodiments, the example has 15 been shown in which the stages of target quantization are nine stages. However, in actual D/A conversion devices in electric musical instruments and the like, quantization with more stages is performed. The above-described embodiments can also be applied to such quantization with multi stages.

20 [0051] Also, the configuration of the  $\Sigma$  integrator 201 shown in FIG. 2 and used for the above-described embodiments is not limited to that shown in FIG. 7, and other configurations can be adopted.

[0052] Moreover, in the above-described embodiments, the 25 example has been described in which the present invention is

applied in a D/A conversion device. However, the present invention can be applied in cases where asymmetrical PWM is performed on target quantization values. For example, the present invention can be applied in an A/D (Analogue to Digital)

5 conversion device and the like.

[0053] This application is based upon and claims the benefit of priority from Japanese patent application No. 2017-005427, filed January 16, 2017, the entire contents of which are incorporated herein by reference.

10 [0054] While the present invention has been described with reference to the preferred embodiments, it is intended that the invention be not limited by any of the details of the description therein but includes all the embodiments which fall within the scope of the appended claims.

**CLAIMS**

1. A digital-to-analog conversion device which performs:  
integration processing for integrating a difference  
between an input signal and a first return signal generated  
based on the input signal, and outputting an integration  
5 result;

first quantization processing for quantizing the  
integration result outputted by the integration processing,  
and outputting a first quantization signal;

first return signal output processing for outputting the  
10 first return signal by adding to the first quantization signal  
a correction value delay signal acquired by a correction value  
signal outputted based on the integration result outputted by  
the integration processing being delayed; and

output processing for outputting output signals including  
15 a signal whose pulse width is asymmetrical to center of a  
processing period, based on the first quantization signal  
acquired by the quantization of the first quantization  
processing.

wherein the correction value signal includes a signal  
20 indicating a correction value for correcting a difference  
between a center of the pulse width asymmetrical to the center  
of the processing period and the center of the processing period.

2. A digital-to-analog conversion method comprising:

an integration step of integrating a difference between an input signal and a first return signal generated based on the input signal, and outputting an integration result;

5 a first quantization step of quantizing the integration result outputted in the integration step, and outputting a first quantization signal;

a first return signal output step of outputting the first return signal by adding to the first quantization signal a 10 correction value delay signal acquired by a correction value signal outputted based on the integration result outputted in the integration step being delayed; and

an output step of outputting output signals including a signal whose pulse width is asymmetrical to center of a 15 processing period, based on the first quantization signal acquired by the quantization of the first quantization step, wherein the correction value signal includes a signal indicating a correction value for correcting a difference between a center of the pulse width asymmetrical to the center 20 of the processing period and the center of the processing period.

3. The digital-to-analog conversion device according to claim 1, wherein the pulse width includes a first period that comes before timing at the center of the processing period and a second period that comes after the timing at the center of 5 the processing period, and

wherein the first period and the second period have different time lengths.

4. An electronic musical instrument comprising:

the digital-to-analog conversion device according to claim 1;

a keyboard; and

5 a sound emission section which emits a musical sound subjected to digital-to-analog conversion based on an output from the digital-to-analog conversion device.

5. An information processing apparatus comprising:

the digital-to-analog conversion device according to claim 1; and

5 a sound emission section which emits a musical sound subjected to digital-to-analog conversion based on an output from the digital-to-analog conversion device.

6. A digital-to-analog conversion device which performs:

integration processing for integrating a difference between an input signal and a first return signal and a second return signal generated based on the input signal, and 5 outputting an integration result;

first quantization processing for quantizing the integration result outputted by the integration processing;

and

output processing for outputting output signals including  
10 a signal whose pulse width is asymmetrical to center of a  
processing period, based on a first quantization signal  
acquired by quantization by the first quantization processing,

wherein the first return signal delays the first  
quantization signal,

15 wherein the second return signal delays a correction value  
signal outputted based on the integration result outputted by  
the integration processing, and

wherein the correction value signal includes a signal  
indicating a correction value for correcting a difference  
20 between a center of the pulse width asymmetrical to the center  
of the processing period and the center of the processing period.

7. A digital-to-analog conversion method comprising:

an integration step of integrating a difference between  
an input signal and a first return signal and a second return  
signal generated based on the input signal, and outputting an  
5 integration result;

a first quantization step of quantizing the integration  
result outputted in the integration step; and

an output step of outputting output signals including a  
signal whose pulse width is asymmetrical to center of a  
10 processing period, based on a first quantization signal

acquired by quantization in the first quantization step,

wherein the first return signal delays the first quantization signal,

wherein the second return signal delays a correction value 15 signal outputted based on the integration result outputted in the integration step, and

wherein the correction value signal includes a signal indicating a correction value for correcting a difference between a center of the pulse width asymmetrical to the center 20 of the processing period and the center of the processing period.

8. The digital-to-analog conversion device according to claim 6, wherein the pulse width includes a first period that comes before timing at the center of the processing period and a second period that comes after the timing at the center of 5 the processing period, and

wherein the first period and the second period have different time lengths.

9. An electronic musical instrument comprising:

the digital-to-analog conversion device according to claim 6;

a keyboard; and

5 a sound emission section which emits a musical sound subjected to digital-to-analog conversion based on an output

from the digital-to-analog conversion device.

10. An information processing apparatus comprising:

the digital-to-analog conversion device according to  
claim 6; and

5 a sound emission section which emits a musical sound  
subjected to digital-to-analog conversion based on an output  
from the digital-to-analog conversion device.

11. A digital-to-analog conversion device which performs:

first quantization signal output processing for  
outputting a first quantization signal indicating a first  
quantization value, in accordance with an integration result  
5 based on an input signal;

correction value signal output processing for outputting  
a correction value signal indicating a correction value, based  
on the integration result; and

10 output processing for outputting output signals including  
a signal whose pulse width is asymmetrical to center of a  
processing period, based on the input signal, the first  
quantization signal and the correction value signal,

15 wherein the correction value signal includes a signal  
indicating a correction value for correcting a difference  
between a center of the pulse width asymmetrical to the center  
of the processing period and the center of the processing period.

12. A digital-to-analog conversion method comprising:

a first quantization signal output step of outputting a first quantization signal indicating a first quantization value, in accordance with an integration result based on an 5 input signal;

a correction value signal output step of outputting a correction value signal indicating a correction value, based on the integration result; and

an output step of outputting output signals including a 10 signal whose pulse width is asymmetrical to center of a processing period, based on the input signal, the first quantization signal and the correction value signal,

wherein the correction value signal includes a signal 15 indicating a correction value for correcting a difference between a center of the pulse width asymmetrical to the center of the processing period and the center of the processing period.

13. The digital-to-analog conversion device according to claim 11, wherein the pulse width includes a first period that comes before timing at the center of the processing period and a second period that comes after the timing at the center of 5 the processing period, and

wherein the first period and the second period have different time lengths.

14. An electronic musical instrument comprising:

the digital-to-analog conversion device according to

claim 11;

a keyboard; and

5 a sound emission section which emits a musical sound  
subjected to digital-to-analog conversion based on an output  
from the digital-to-analog conversion device.

15. An information processing apparatus comprising:

the digital-to-analog conversion device according to  
claim 11; and

5 a sound emission section which emits a musical sound  
subjected to digital-to-analog conversion based on an output  
from the digital-to-analog conversion device.

FIG. 1





FIG. 2




**FIG. 3**

FIG. 4





FIG. 5




6 / 11

## FIG. 6


TARGET QUANTIZATION VALUE	FIRST QUANTIZATION SIGNAL	CORRECTION VALUE SIGNAL	PULSE SHAPE
1.00	1.00	0.00	SYMMETRICAL
0.75	0.703125	0.046875	ASYMMETRICAL
0.50	0.50	0.00	SYMMETRICAL
0.25	0.234375	0.015625	ASYMMETRICAL
0.00	0.00	0.00	SYMMETRICAL
-0.25	-0.234375	-0.015625	ASYMMETRICAL
-0.50	-0.50	0.00	SYMMETRICAL
-0.75	-0.703125	-0.046875	ASYMMETRICAL
-1.00	-1.00	0.00	SYMMETRICAL

FIG. 7



8 / 11

FIG. 8



9  
FIG.






FIG. 10



PRIOR ART

11 / 11

FIG. 11



PRIOR ART

# INTERNATIONAL SEARCH REPORT

International application No  
PCT/JP2018/002036

**A. CLASSIFICATION OF SUBJECT MATTER**  
INV. H03M3/00  
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
H03M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data, COMPENDEX, INSPEC, IBM-TDB

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 7 327 296 B1 (GABORIAU JOHANN [US] ET AL) 5 February 2008 (2008-02-05) figures 4,6 ----- US 6 710 729 B1 (CHEN JUINN-YAN [US]) 23 March 2004 (2004-03-23) columns 1,4; figure 2 ----- J M GOLDBERG ET AL: "Noise Shaping and Pulse-Width Modulation for an Ali-Digital Audio Power Amplifier*", JAES, vol. 39, no. 6, 1 June 1991 (1991-06-01), pages 449-460, XP055474384, pages 449-454 ----- -/-	1-5, 11-15  1-15  -/-
T		

Further documents are listed in the continuation of Box C.

See patent family annex.

\* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier application or patent but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search  18 May 2018	Date of mailing of the international search report  28/05/2018
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016	Authorized officer  Jesus, Paulo

## INTERNATIONAL SEARCH REPORT

International application No
PCT/JP2018/002036

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 7 209 064 B1 (GABORIAU JOHANN [US] ET AL) 24 April 2007 (2007-04-24) figures 1,2,6,7 -----	1-15
A	US 2007/176810 A1 (LEE JAE-WOOK [KR]) 2 August 2007 (2007-08-02) figures 3-5,9 -----	1-15
A	US 5 815 102 A (MELANSON JOHN LAURENCE [US]) 29 September 1998 (1998-09-29) figures 5,7,8 -----	1-15
A	US 6 373 417 B1 (MELANSON JOHN LAURENCE [US]) 16 April 2002 (2002-04-16) figures 4,6-9 -----	1-15

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No

PCT/JP2018/002036

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
US 7327296	B1	05-02-2008	NONE	
US 6710729	B1	23-03-2004	NONE	
US 7209064	B1	24-04-2007	NONE	
US 2007176810	A1	02-08-2007	NONE	
US 5815102	A	29-09-1998	AU 2823897 A 07-01-1998 DE 69734468 D1 01-12-2005 DE 69734468 T2 20-07-2006 DK 0978165 T3 13-02-2006 EP 0978165 A1 09-02-2000 US 5815102 A 29-09-1998 WO 9748185 A1 18-12-1997	
US 6373417	B1	16-04-2002	NONE	