INSULATED GATE BIPOLAR CONDUCTION TRANSISTORS (IBCTS) AND RELATED METHODS OF FABRICATION

Insulated gate bipolar conduction transistors (IBCTS) are provided. The IBCT includes a drift layer having a first conductivity type. An emitter well region is provided in the drift layer and has a second conductivity type opposite the first conductivity type. A well region is provided in the drift layer and has the second conductivity type. The well region is spaced apart from the emitter well region. A space between the emitter well region and the well region defines a JFET region of the IBCT. An emitter region is provided in the well region and has the first conductivity type and a buried channel layer is provided on the emitter well region, the well region and the JFET region and has the first conductivity type. Related methods of fabrication are also provided.
INSULATED GATE BIPOLAR CONDUCTION TRANSISTORS (IBCTS)
AND RELATED METHODS OF FABRICATION

STATEMENT OF GOVERNMENT INTEREST

[0001] This invention was made with Government support under Contract No. N00014-05-C-0202 awarded by ONR/DARPA. The Government may have certain rights in this invention.

FIELD OF THE INVENTION

[0002] This invention relates to power semiconductor devices and related methods of fabricating power semiconductor devices and, more particularly, to high power bipolar transistors and related methods of fabricating high power bipolar transistors.

BACKGROUND OF THE INVENTION

[0003] Power devices made with silicon carbide (SiC) are expected to show great advantages as compared to those on silicon for high speed, high power and/or high temperature applications due to the high critical field and wide band gap of SiC. For devices capable of blocking high voltages, such as voltages in excess of about 5 kV, it may be desirable to have bipolar operation to reduce the drift layer resistance via conductivity modulation resulting from injected minority carriers. However, one technical challenge for bipolar devices in silicon carbide is forward voltage degradation over time, possibly due to the presence of Basal Plane Dislocations (BPD) in single crystals of silicon carbide. Thus, unipolar devices such as SiC Schottky diodes and MOSFETs are typically used for high power applications.

[0004] SiC DMOSFET devices with a 10 kV blocking capability have been fabricated with a specific on-resistance of about 100 mOhm cm². DMOSFET devices may exhibit very fast switching speed of, for example, less than 100 ns, due to their majority carrier nature. However, as the desired blocking voltage of devices increases, for example up to 15 kV or more, the on-resistance of a MOSFET device may increase substantially, due to the corresponding increase in the drift layer thickness. This problem may be exacerbated at high temperatures due to bulk mobility reduction, which may result in excessive power dissipation.
[0005] With the progress of SiC crystal material growth, several approaches have been developed to mitigate BPD related problems. See, e.g., B. Hull, M. Das, J. Sumakeris, J. Richmond, and S. Krishinaswami, "Drift-Free 10-kV, 20-A 4H-SiC PiN Diodes", Journal of Electrical Materials, Vol. 34, No. 4, 2005. These developments may enhance the development and/or potential applications of SiC bipolar devices such as thyristors, GTOs, etc. Even though thyristors and/or GTOs may offer low forward voltage drops, they may require bulky commutating circuits for the gate drive and protections. Accordingly, it may be desirable for a SiC bipolar device to have gate turn-off capability.

[0006] SiC devices may provide specific on-resistances two orders of magnitude lower than that of conventional silicon devices. Due to their superior on-state characteristics, reasonable switching speed, and/or excellent safe-operation-area (SOA), 4H-SiC insulated gate bipolar transistors (IGBTs) are becoming more suitable for power switching applications. SiC IGBTs are discussed in, for example, United States Patent No. 5,831,288 and United States Patent No. 6,121,633, the disclosures of which are incorporated herein as if set forth in their entirety.

[0007] However, due to the nature of bipolar devices, SiC IGBTs may lack current saturation capability and may have a higher activation percentage at high temperatures for p-type dopants in SiC. A high p-type activation percentage may cause lower JFET effect between n-wells for p-channel IGBTs or a higher minority injection efficiency from p-type collector for n-channel IGBTs. Both of these conditions may result in a negative temperature coefficient of on-resistance.

[0008] Due to low carrier lifetimes on SiC, the majority carriers modulation in the emitter side may be low, which may result in a high forward voltage for IGBTs.

SUMMARY OF THE INVENTION

[0009] Some embodiments of the invention provide an insulated gate bipolar conduction transistor (IBCT). The IBCT includes a drift layer having a first conductivity type. An emitter well region is provided in the drift layer and has a second conductivity type opposite the first conductivity type. A well region is provided in the drift layer and has the second conductivity type. The well region is spaced apart from the emitter well region. A space between the emitter well region and the well region defines a JFET region of the IBCT. An emitter region is provided in the well region and has the first conductivity type and a buried channel layer is
provided on the emitter well region, the well region and the JFET region and has the second conductivity type.

[0010] In further embodiments of the present invention, the buried channel layer may include an epitaxial layer. The buried channel layer may have a thickness of from about 1000 to about 3000 Å and a doping concentration of from about $5 \times 10^{15}$ to about $1 \times 10^{17}$ cm$^{-3}$.

[0011] In still further embodiments of the present invention, a substrate may be provided and the substrate may be an off-axis n-type silicon carbide substrate and the drift layer and the buried channel layer may be p-type silicon carbide epitaxial layers.

[0012] In some embodiments of the present invention, the drift layer may have a doping concentration of from about $2 \times 10^{14}$ cm$^{-3}$ to about $6 \times 10^{14}$ cm$^{-3}$ and a thickness of from about 100 µm to about 120 µm for greater than 10 kV applications.

[0013] In further embodiments of the present invention, the IBCT may have a blocking voltage of about 8.0 kV and a leakage current of less than about 0.1 mA/cm$^2$.

[0014] In still further embodiments of the present invention, the EBCT may have a differential on-resistance of 50 mΩ·cm$^2$ at a gate bias of -16 V at 25°C.

[0015] In some embodiments of the present invention, the first conductivity type may be n-type and the second conductivity type may be p-type. In certain embodiments, the first conductivity type may be p-type and the second conductivity type may be n-type.

[0016] In further embodiments of the present invention, a buffer layer may be provided between a substrate and the drift layer, wherein the buffer layer has the first conductivity type.

[0017] Still further embodiments of the present invention provide IBCTs including a bipolar junction transistor (BJT) portion and an insulated gate bipolar transistor (IGBT) portion.

[0018] Some embodiments of the present invention provide silicon carbide insulated gate bipolar conduction transistors (IBCTs). The IBCTs include an n-type conductivity silicon carbide substrate and a p-type silicon carbide drift layer on the silicon carbide substrate. An n-type silicon carbide emitter well region is provided in the p-type silicon carbide drift layer and an n-type silicon carbide well region in the p-type silicon carbide drift layer spaced apart from the n-type silicon carbide emitter.
well region. A space between the n-type silicon carbide emitter well region and the n-type silicon carbide well region defines a JFET region of the BBCT. A p-type silicon carbide emitter region is provided in the well region and a p-type silicon carbide buried channel layer is provided on the emitter well region, the well region and the JFET region.

[0019] Although embodiments of the present invention are discussed above with respect to device embodiments, method embodiments are also provided herein.

BRIEF DESCRIPTION OF THE DRAWINGS

[0020] Figure 1 is a cross-section of an insulated gate bipolar conduction transistor (EBCT) according to some embodiments of the present invention.

[0021] Figures 2A through 2D are cross-sections illustrating processing steps in the fabrication of EBCTs according to some embodiments of the present invention.

[0022] Figures 3A and 3B are layout diagrams illustrating (A) continuous and (B) local emitter wells for EBCTs according to some embodiments of the present invention.

[0023] Figure 4 is a graph of on-state J-V characteristics for EBCT devices according to some embodiments of the invention.

[0024] Figure 5 is a graph of on-state J-V characteristics for conventional insulated gate bipolar transistors (IGBTs) according to some embodiments of the invention.

[0025] Figure 6 is a cross-section of an insulated gate bipolar conduction transistor (EBCT) including an additional n+ region in the JFET area according to some embodiments of the present invention.

[0026] Figure 7 is a cross-section of an insulated gate bipolar conduction transistor (EBCT) having a floating emitter region according to some embodiments of the present invention.

DETAILLED DESCRIPTION OF EMBODIMENTS OF THE INVENTION

[0027] Embodiments of the present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be
thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout.

[0028] It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the present invention. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.

[0029] The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" "comprising," "includes" and/or "including" when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.

[0030] Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms used herein should be interpreted as having a meaning that is consistent with their meaning in the context of this specification and the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.

[0031] It will be understood that when an element such as a layer, region or substrate is referred to as being "on" or extending "onto" another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being "directly on" or extending "directly onto" another element, there are no intervening elements present. It will also be understood that when an element is referred to as being "connected" or "coupled" to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being "directly connected" or "directly coupled" to another element, there are no intervening elements present.
[0032] Relative terms such as "below" or "above" or "upper" or "lower" or "horizontal" or "lateral" or "vertical" may be used herein to describe a relationship of one element, layer or region to another element, layer or region as illustrated in the figures. It will be understood that these terms are intended to encompass different orientations of the device in addition to the orientation depicted in the figures.

[0033] Embodiments of the invention are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention. The thickness of layers and regions in the drawings may be exaggerated for clarity. Additionally, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a discrete change from implanted to non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the invention.

[0034] Some embodiments of the invention are described with reference to semiconductor layers and/or regions which are characterized as having a conductivity type such as n-type or p-type, which refers to the majority carrier concentration in the layer and/or region. Thus, n-type material has a majority equilibrium concentration of negatively charged electrons, while p-type material has a majority equilibrium concentration of positively charged holes. Some material may be designated with a "+" or "+" (as in n+, n~, p+, p~, n~+, n~, P~+, P~, or the like), to indicate a relatively larger (+ or ~) or smaller (~ or ~) concentration of majority carriers compared to another layer or region. However, such notation does not imply the existence of a particular concentration of majority or minority carriers in a layer or region.

[0035] As will be discussed further herein with respect to Figures 1 through 7, some embodiments of the invention provide SiC Insulated gate Bipolar Conduction Transistors (IBCTs) for high power applications and methods of fabricating the same.
IBCTs according to some embodiments of the present invention incorporate elements from both the Bipolar Junction Transistor (BJT) structure and the Insulated Gate Bipolar Transistor (IGBT) structure. It will be understood that in some embodiments of the present invention, the emitter well region of the BJT portion can be electrically shorted to the emitter contact or floating without departing from the scope of the present invention. Provision of a metal oxide semiconductor (MOS) channel on a BJT portion of the IBCT as discussed herein may provide a voltage driven device which may require a less complicated gate driver and a lower power loss. Furthermore, the provision of an epitaxial buried channel as discussed herein may provide eliminate surface roughness caused by previous ion implantation processes. The buried channel may be grown after a high temperature anneal for activation of implants, thus providing IBCTs having improved MOS interfaces as will be discussed herein.

[0036] Some embodiments of the present invention will now be discussed with respect to Figures 1 through 7. Referring first to Figure 1, a unit cell 100 of an IBCT structure according to some embodiments of the present invention will be discussed. According to some embodiments of the present invention IBCTs having the structure 100 of Figure 1 may exhibit current saturation at device operation conditions and a reduced positive temperature coefficient of on-resistance. In some embodiments of the present invention, a negative temperature coefficient may be achieved.

[0037] As a preliminary note, the cross-section of the device 100 in Figure 1 contains two halves. The first half 100A of the device 100 has a structure similar to a conventional BJT but has a metal semiconductor oxide (MOS) channel therein. The second half 100B of the device 100 has a structure similar to a conventional IGBT.

[0038] Referring again to Figure 1, the device 10 of Figure 1 includes a SiC semiconductor substrate 10. In some embodiments of the present invention, the substrate 10 is an n-type 4H SiC off-axis semiconductor substrate, for example, 8.0 degrees off-axis. The substrate 10 may be highly conductive and have a thickness of from about 200 to about 300 µm. A p-type buffer layer 12 and a p⁺ drift epitaxial layer 14 may be provided on the substrate 10. The p-type buffer layer 12 may have a thickness of from about 1.0 to about 2.0 µm and a doping concentration of about 1x10¹⁷ cm⁻³. In some embodiments of the present invention, the p-type buffer layer 12 may be provided as a channel (field) stop layer to reduce the likelihood or possibly
prevent punch-through. The p' drift layer 14 may have a thickness of from about 100
to about 120 µm and a doping concentration of about 2.0x10^{14} cm^{-3} to about 6.0x10^{14} cm^{-3} to provide a blocking capability of about 10 kV.

[0039] As further illustrated in Figure 1, the device 100 may further include an optional p-type top conductive layer 24 on the p' drift layer 14. The dotted lines indicate the optional nature of the p-type top conductive layer. The p-type top conductive layer 24 may have a thickness of about 1.0 µm and a doping concentration of about 1.0x10^{16} cm^{-3}. The presence of this p-type top conductive layer 24 may reduce or possibly eliminate JFET effects and may achieve a high carrier lifetime. As discussed above, the p-type top conductive layer 24 is optional. A cross-section of IBCTs not including the optional p-type top conductive layer 24 is illustrated Figure 6.

[0040] As further illustrated in Figure 1, an n-type emitter well region 19 and an n-well region 18 are provided in the p-type top conductive layer 24. As discussed above, in some embodiments of the present invention, the emitter well region 19 of the BJT portion can be electrically shorted to the emitter contact 28 as illustrated in Figure 1. However, in some embodiments of the present invention, the emitter well region 19 of the BJT portion can be floating as illustrated in Figure 7 without departing from the scope of the present invention. In particular, as illustrated in Figure 7, an oxide region 35 may be provided between the emitter well region 19 and the emitter contact 28.

[0041] In embodiments of the present invention where the p-type top conductive layer 24 is not present, for example, embodiments of the present invention illustrated in Figure 6, the n-type emitter well region 19 and the n-well region 18 are provided in the p' drift layer 14. A p+ emitter region 20 is also provided in the n-well region 18. As further illustrated, the device 100 further includes an n+ contact region 22 in the well region 18. The n+ contact region 22 may have a doping concentration of about 1x10^{18} cm^{-3}. A guard-ring based termination (not shown) may be provided around the device periphery in some embodiments of the present invention.

[0042] As further illustrated in Figure 1, a buried MOS channel 25 may be provided on the surface of the device and in the MOS channel region of the device 100. The buried MOS channel may be p-type SiC, have a doping concentration of about 1x10^{17} and have a thickness of about 3000 Å. The formation and/or presence
of the buried channel layer 25 may eliminate surface roughness caused by ion implantation and may exhibit less crystal defects because an activation anneal may before performed before formation thereof as will be discussed further below. A field oxide 30 including, for example, silicon dioxide is provided on the buried MOS channel 25 such that it exposes an active region of the device. The field oxide 30 may have a thickness of about 1.0 µm. A gate oxide layer 34 may also be provided on the device and such that a final gate oxide thickness is from about 400 to about 600 Å.

[0043] A polysilicon gate 32 may be provided on the resulting device as illustrated in Figure 1. Ohmic contacts 28 and 26 may provide an emitter contact metal and a collector contact metal, respectively. In some embodiments of the present invention, the emitter contact metal 28 may include aluminum and nickel (Al/Ni) and the collector contact metal 26 may include Ni.

[0044] Accordingly, as discussed above, some embodiments of the present invention provide IBCTs, which combine elements of IGBTs and BJTs. IBCTs according to some embodiments of the present invention include a MOS channel on the IGBT side to provide base current, which may allow current saturation unlike conventional IGBT devices for use in current sensitive devices. Furthermore, devices according to embodiments of the present invention are voltage driven devices and, therefore, may have a relatively less complicated driver and much lower power loss, i.e., as the voltage increases, the current saturates. Furthermore, the JFET region according to some embodiments of the present invention may be wider, for example, from about 5.0 to about 10.0 µm wider, than in conventional devices, thereby enhancing current conduction and increasing the electric field.

[0045] Referring now to Figures 2A through 2D, processing steps in the fabrication of IBCTs according to some embodiments of the present invention will be discussed. Referring first to Figure 2A, a p-type buffer layer 12 and a p⁺ drift epitaxial layer 14 are formed on a SiC semiconductor substrate 10. In some embodiments of the present invention, the substrate 10 is an n-type 4H SiC off-axis semiconductor substrate, for example, 8.0 degrees off-axis. The substrate 10 maybe highly conductive and have a thickness of from about 200 to about 300 µm. The p-type buffer layer 12 may have a thickness of from about 1.0 to about 2.0 µm and a doping concentration of about 1x10¹⁷ Cm⁻³. In some embodiments of the present invention, the p-type buffer layer 12 may be provided as a channel (field) stop layer to reduce the likelihood or possibly prevent punch-through. The p⁺ drift layer 14 may have a
thickness of from about 100 to about 120 µm, and may be doped with p-type dopants at a doping concentration of about 2.0x10^{14} cm^{-3} to about 6.0x10^{14} cm^{-3} for a blocking capability of about 10 kV.

[0046] Referring now to Figure 2B, an optional p-type top conductive layer 24 may be formed on the p'-drift layer 14. The p-type top conductive layer 24 may have a thickness of about 1.0 µm and a doping concentration of about 1.0x10^{16} cm^{-3}. The presence of this p-type top conductive layer 24 may reduce or possibly eliminate IFET effects and may achieve a high carrier lifetime. Embodiments of the present invention omitting the formation of the p-type top conductive layer are illustrated in the cross-section of IBCTs according to some embodiments of the present invention illustrated in Figure 6.

[0047] The p-type top conductive layer 24 may be formed, for example, by implantation of aluminum, in the p'-drift layer 14. The p-type top conductive layer may be implanted with p-type dopants to reduce the JFET resistance from the adjacent n-type well regions. In particular, the JFET implantation dose may be selected to reduce the JFET resistance while keeping implant damage at an acceptable level. In some embodiments, implantation may be performed at a dose sufficient to provide a dopant concentration of about 1.0x10^{16} cm^{-3} in the JFET region. In some embodiments of the present invention, the p-type top conductive layer 24 may be formed by an epitaxial growth process, which may achieve a high carrier lifetime. Implanted and epitaxial top conductive layers are discussed in detail in commonly assigned, copending United States Patent Application No. 11/711,383 to Zhang, filed February 27, 2007 entitled Insulated Gate Bipolar Transistors Including Current Suppressing Layers, the disclosure of which is hereby incorporated herein by reference as if set forth in its entirety. Thus, further details with respect to the p-type top conductive layer will not be discussed further herein.

[0048] Referring still to Figure 2B, an n-type emitter well region 19 and an n-well region 18 are formed in the p'-drift layer or the p-type top conductive layer 24, if present. The emitter well region 19 and well region 18 may be formed using ion implantation or epitaxial growth. The n-type regions may be implanted selectively using nitrogen. In embodiments of the present invention using epitaxial growth, the n- or p-type wells and emitter wells formed by epitaxial growth may have reduced crystal damages and achieve a high hole carrier concentration. Furthermore,
according to some embodiments of the present invention, n- or p-type top emitter wells can be localized to further improve an on-resistance of the IBCTs by providing more current conduction paths in JFET region. The cell can be linear, but may also have other shapes.

[0049] Referring now to Figure 2C, a p+ emitter region 20 is formed in the n-well region 18. The p-type regions may be implanted selectively using aluminum. In some embodiments of the present invention, the p+ emitter region 20 may be epitaxially grown without departing from the scope of the present invention. An n+ contact region 22 having a doping concentration of about $1 \times 10^{18}$ cm$^{-3}$ may be formed in the well region 18 adjacent the p+ emitter region 20. The n+ contact region 22 may be implanted or epitaxially grown without departing from the scope of the present invention. All of the implants may be annealed at a temperature of from about 1650 to about 1850 °C.

[0050] As further illustrated in Figure 2C, a buried MOS channel 25 may be provided on the surface of the device. The buried MOS channel 25 may be p-type SiC, have a doping concentration of about $1 \times 10^{17}$ and have a thickness of about 3000 A. The formation and/or presence of the buried channel layer 25 may eliminate surface roughness caused by ion implantation and may exhibit less crystal defects because an activation anneal may be performed before formation thereof as will be discussed further below.

[0051] The buried channel layer 25 may be formed using ion implantation and/or epitaxial regrowth techniques. For example, after the activation anneal discussed above, a buried channel layer 25 may be grown by epitaxial regrowth. In these embodiments of the present invention, the buried channel 25 may also permit formation of a deep n-well that may prevent latch-up by lifting the p-type emitter implants to the buried channel regrowth layer. The deep n-well may cause a lower n-well resistance and may increase the device latch-up current. In further embodiments of the present invention, the buried channel may be formed by ion implantation. The buried channel may also be formed by p-type epitaxial growth, which may provide a high channel mobility and/or a long carrier lifetime.

[0052] As discussed above, all of the implanted dopants may be activated by annealing the structure at a temperature of from about 1650 to about 1850°C with a silicon over pressure and/or covered by an encapsulation layer such as a graphite film. A high temperature anneal may damage the surface of the silicon carbide epitaxy. In
some embodiments of the present invention, in order to reduce such damage, a graphite coating may be formed on the surface of the device. Prior to annealing the device to activate the implanted ions, a graphite coating may be applied to the top/front side of the structure in order to protect the surface of the structure during the anneal. The graphite coating may be applied by a conventional resist coating method and may have a thickness of about 1.0 μm. The graphite coating may be heated to form a crystalline coating on the p-drift layer 14. The implanted ions may be activated by a thermal anneal that may be performed, for example, in an inert gas at a temperature of about 1600 °C or greater. A particular the thermal anneal may be performed at a temperature of about 1600 °C in argon for about 5 minutes. The graphite coating may help to protect the surface of the drift layer 14 during the high temperature anneal.

[0053] Referring now to Figure 2D, the graphite coating may then be removed, for example, by ashing and thermal oxidation. After implant annealing, a field oxide 30 of silicon dioxide having a thickness of about 1.0 μm is deposited and patterned to expose the active region of the device. A gate oxide layer 34 may be formed by a gate oxidation process, with a final gate oxide thickness of from about 400 to about 600 Å.

[0054] In particular, the gate oxide may be grown by a dry-wet oxidation process that includes a growth of bulk oxide in dry O₂ followed by an anneal of the bulk oxide in wet O₂ as described, for example, in United States Patent No. 5,972,801, the disclosure of which is incorporated herein by reference in its entirety. As used herein, "anneal of oxide in wet O₂" refers to anneal of an oxide in an ambient containing both O₂ and vaporized H₂O. An anneal may be performed in between the dry oxide growth and the wet oxide growth. The dry O₂ oxide growth may be performed, for example, in a quartz tube at a temperature of up to about 1200 °C in dry O₂ for a time of at least about 2.5 hours. Dry oxide growth is performed to grow the bulk oxide layer to a desired thickness. The temperature of the dry oxide growth may affect the oxide growth rate. For example, higher process temperatures may produce higher oxide growth rates. The maximum growth temperature may be dependent on the system used.

[0055] In some embodiments, the dry O₂ oxide growth may be performed at a temperature of about 1175 °C in dry O₂ for about 3.5 hours. The resulting oxide layer may be annealed at a temperature of up to about 1200 °C in an inert atmosphere. In
particular, the resulting oxide layer may be annealed at a temperature of about 1175 °C in Ar for about 1 hour. The wet O₂ oxide anneal may be performed at a temperature of about 950 °C or less for a time of at least about 1 hour. The temperature of the wet O₂ anneal may be limited to discourage further thermal oxide growth at the SiC/SiO₂ interface, which may introduce additional interface states. In particular, the wet O₂ anneal may be performed in wet O₂ at a temperature of about 950 °C for about 3 hours. The resulting gate oxide layer may have a thickness of about 500 Å.

[0056] Referring again to Figure 2D, after formation of the gate oxide 34, a polysilicon gate 32 may be deposited and doped, for example, with boron followed by a metallization process to reduce the gate resistance. Al/Ni contacts may be deposited as the p-type ohmic emitter contact metal 28, and Ni as the n-type collector contact metal 26. All contacts may be sintered in a Rapid Thermal Annealer (RTA), and thick Ti/Au layers may be used for pad metals.

[0057] Thus, according to some embodiments of the present invention, high channel mobility may be achieved by using buried channel epitaxial regrowth with the same polarity as the drift layer, or activating channel implants at high temperature with or without an encapsulation layer such as graphite film as discussed herein. Furthermore, n- or p-type wells and emitter wells can be formed by epitaxial growth instead of ion implantation to reduce the crystal damages from ion implantation and achieve a high hole carrier concentration. The n- or p-type top emitter wells may also be localized to further improve the IBCT's on-resistance by providing more current conduction paths in JFET region; the cell could be linear and other shapes.

[0058] Referring now to Figures 3A and 3B, layout diagrams illustrating (A) continuous and (B) local emitter wells for DBCTs according to some embodiments of the present invention will be discussed. Referring first to Figure 3A, a 50/50 ratio layout for IBCTs according to some embodiments of the present invention is illustrated, i.e. half of the die (310) corresponds to the BJT portion 100A of the IBCT and half the die (320) correspond to the IGBT portion 100B of the IBCT.

[0059] Figure 3B illustrates a local emitter well die layout for IBCTs according to some embodiments of the present invention. In particular, each block 330 on the die includes both a BJT portion and an IGBT portion of the IBCT according to some embodiments of the present invention. In particular, the p⁺ 360 regions surround the n⁺ 350 regions of the IGBT portion 100B in the center of the
block as illustrated in Figure 3B. Furthermore, the BJT portion 340 is provided at the
corners of the block 330. In embodiments of the present invention illustrated in
Figure 3B, an additional n+ region 21 may be used to control current depletion in the
JFET area as illustrated in the cross-section of Figure 6.

[0060] Referring now to Figures 1 and 3A-5, example simulation results for
IBCTs according to some embodiments of the present invention will be discussed. A
p-channel IBCT was fabricated in accordance with some embodiments of the present
invention. A cross-section and die layout of the planar IBCT structure used for the
simulation is illustrated in Figures 3A and 3B. A p-type buffer layer 12 and drift
epilayer 14 were grown on an n-type, off-axis 4H-SiC substrate. The p-type buffer
layer 12 had a doping concentration of about 1.0x10^{17}\text{cm}^{-3} to reduce the likelihood or
possibly prevent punch through. The p-drift layer 14 was selected based on the
blocking rating. For example, the p-drift layer 14 had a thickness of about 100 \text{µm}
and a doping concentration of from about 2.0x10^{14} to about 6.0x10^{14}\text{cm}^{-3}, which
provided 10 kV blocking capability. A P-type top conductive layer 24 having a
thickness of 1.0\text{µm} thick and a doping concentration of about 1.0x10^{16}\text{cm}^{-3} was
formed on the p-drift layer 14 to reduce or possibly eliminate JFET effects and
achieve a high carrier lifetime.

[0061] The n-well 18, n-emitter of BJT portion 19, and p+ emitter regions 20
were implanted selectively with Nitrogen and Aluminum. A p-type buried channel 25
concept was used to modify the threshold voltage and improve the inversion channel
mobility. It will be understood that the buried channel 25 can formed as an as-grown
material or by additional layer regrowth without departing from the scope of the
present invention. In embodiments of the present invention using regrowth to form
the buried channel 25, after high temperature implantation activation, a buried
channel was grown. All implants were activated at high temperature with silicon over
pressure or covered by an encapsulation layer, such as a graphite film. A layer of
SiO_{2} have a thickness of about 1.0 \text{µm} was deposited on the device as the field oxide
30. A MOS oxide 34 was thermally grown on the device and had a thickness of from
about 400 to about 600A. Subsequently, a polysilicon gate 32 was deposited and
doped with Boron. Al/Ni was used as p-type ohmic contact 28 (emitter contact), and
Ni as the n-type contact metal 26 (collector contact). All contacts were annealed
using RTA, and thick Ti/Au layers were used for overlayer metals. The demonstrated IBCT has an active area of about 0.4 mm².

[0062] IBCTs according to some embodiments of the present invention fabricated as discussed above, demonstrated a blocking voltage of 8.0 kV with a leakage current of less than about 0.1 mA/cm². A differential on-resistance of 50 mΩ·cm² at the gate bias of -16 V was achieved at 25°C, and decreased to ~38 mΩ·cm² at 200°C as shown in Figure 4, which illustrates a graph of on-state J-V characteristics for IBCT devices according to some embodiments of the invention.

[0063] For comparison, the on-state characteristics of an IGBT fabricated in conjunction with IBCTs are illustrated in Figure 5. A differential on-resistance of 39 mΩ·cm² at the gate bias of -16 V was achieved at 25°C, and decreased to ~23 mΩ·cm² at 200°C. At a gate bias of -16 V, the conduction current of IGBTs keeps exponentially increasing with the collector voltage, while a clear current saturation can be observed in IBCTs.

[0064] It will be appreciated that although some embodiments of the invention have been described in connection with silicon carbide IBCT devices having n-type substrates and p-type drift layers, and in which the minority carriers injected into the drift layer include electrons, the present invention is not limited thereto, and may be embodied in devices having p-type substrates and/or n-type drift layers.

[0065] In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
THAT WHICH IS CLAIMED IS:

1. An insulated gate bipolar conduction transistor (IBCT), comprising:
   a drift layer having a first conductivity type;
   an emitter well region in the drift layer and having a second conductivity type opposite the first conductivity type;
   a well region in the drift layer and having the second conductivity type, wherein the well region is spaced apart from the emitter well region and wherein a space between the emitter well region and the well region defines a JFET region of the IBCT;
   an emitter region in the well region and having the first conductivity type; and
   a buried channel layer on the emitter well region, the well region and the JFET region and having the first conductivity type.

2. The IBCT of Claim 1, wherein the buried channel layer comprises an epitaxial layer.

3. The IBCT of Claim 2, wherein the buried channel layer has a thickness of from about 1000 to about 3000 Å.

4. The IBCT of Claim 2, wherein the buried channel layer has a doping concentration of from about $5 \times 10^{15}$ to about $1 \times 10^{17}$ cm$^{-3}$.

5. The IBCT of Claim 2, further comprising a substrate having the second conductivity type,
   wherein the drift layer is provided in the substrate;
   wherein the substrate comprises an off-axis n-type silicon carbide substrate; and
   wherein the drift layer and the buried channel layer comprise p-type silicon carbide epitaxial layers.

6. The IBCT of Claim 1, wherein the drift layer has a doping concentration of from about $2 \times 10^{14}$ cm$^{-3}$ to about $6 \times 10^{14}$ cm$^{-3}$ and a thickness of from about 100 µm to about 120 µm for greater than 10kV applications.
7. The IBCT of Claim 1, wherein the IBCT has a blocking voltage of about 8.0 kV and a leakage current of less than about 0.1 mA/cm².

8. The IBCT of Claim 1, wherein the IBCT has a differential on-resistance of 50 mΩ·cm² at a gate bias of -16 V at 25°C.

9. The IBCT of Claim 1, wherein the first conductivity type comprises n-type and the second conductivity type comprises p-type.

10. The IBCT of Claim 1, wherein the first conductivity type comprises p-type and the second conductivity type comprises n-type.

11. The IBCT of Claim 1, further comprising:
    a substrate having the second conductivity type, wherein the drift layer is provided in the substrate; and
    a buffer layer between the substrate and the drift layer, wherein the buffer layer has the first conductivity type.

12. An insulated gate bipolar conduction transistor (IBCT) comprising a bipolar junction transistor (BJT) portion and an insulated gate bipolar transistor (IGBT) portion.

13. A method of forming an insulated gate bipolar conduction transistor (IBCT), comprising:
    forming a drift layer having a first conductivity type;
    forming an emitter well region in the drift layer and having a second conductivity type opposite the first conductivity type;
    forming a well region in the drift layer and having the second conductivity type, wherein the well region is spaced apart from the emitter well region and wherein a space between the emitter well region and the well region defines a JFET region of the IBCT;
    forming an emitter region in the well region and having the first conductivity type; and
forming a buried channel layer on the emitter well region, the well region and the JFET region and having the first conductivity type.

14. The method of Claim 13:
wherein forming the emitter well region comprises forming the emitter well region using epitaxial growth; and
wherein forming the well region comprises forming the well region using epitaxial growth.

15. The method of Claim 13, wherein forming the buried channel layer comprises forming the buried channel layer using epitaxial regrowth with a same polarity as the drift layer.

16. The method of Claim 15, wherein forming the buried channel layer comprises forming a buried channel layer having a thickness of from about 1000 to about 3000 A.

17. The method of Claim 15, wherein forming the buried channel layer comprises forming the buried channel layer having a doping concentration of from about 5x10^{15} to about 1x10^{17} cm^{-3}.

18. The method of Claim 13, further comprising providing an off-axis n-type silicon carbide substrate,
wherein forming the drift layer comprises forming a p-type silicon carbide epitaxial drift layer; and
wherein forming the buried channel layer comprises forming a p-type silicon carbide epitaxial channel layer.

19. The method of Claim 13, wherein forming the drift layer comprises forming the drift layer having a doping concentration of from about 2 x 10^{14} cm^{-3} to about 6 x 10^{14} cm^{-3} and a thickness of from about 100 µm to about 120 µm.

20. The method of Claim 13, wherein the IBCT has a blocking voltage of about 8.0 kV and a leakage current of less than about 0.1 mA/cm^{2}.
21. The method of Claim 13, wherein the IBCT has a differential on-resistance of 50 mΩ-cm² at a gate bias of -16V at 25°C.

22. The method of Claim 13, wherein the first conductivity type comprises n-type and the second conductivity type comprises p-type.

23. The method of Claim 13, wherein the first conductivity type comprises p-type and the second conductivity type comprises n-type.

24. The method of Claim 13, further comprising:
   providing a substrate, wherein forming the drift layer comprises forming the drift layer in the substrate; and
   forming a buffer layer between the substrate and the drift layer, wherein the buffer layer has the first conductivity type.

25. A silicon carbide insulated gate bipolar conduction transistor (IBCT), comprising:
   an n-type conductivity silicon carbide substrate;
   a p-type silicon carbide drift layer on the silicon carbide substrate;
   an n-type silicon carbide emitter well region in the p-type silicon carbide drift layer;
   an n-type silicon carbide well region in the p-type silicon carbide drift layer, wherein the n-type silicon carbide well region is spaced apart from the n-type silicon carbide emitter well region and wherein a space between the n-type silicon carbide emitter well region and the n-type silicon carbide well region defines a JFET region of the IBCT;
   a p-type silicon carbide emitter region in the well region; and
   a p-type silicon carbide buried channel layer on the emitter well region, the well region and the JFET region.
FIGURE 4

FIGURE 5
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

HOIL

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>EP 0 865 085 A (ST MICROELECTRONICS SRL [IT]) 16 September 1998 (1998-09-16)</td>
<td>1-25</td>
</tr>
<tr>
<td></td>
<td>* Fig.1 and associated text *</td>
<td></td>
</tr>
<tr>
<td></td>
<td>* Fig.3 and corresponding text *</td>
<td></td>
</tr>
<tr>
<td></td>
<td>* Fig.1 and corresponding text *</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>DE 39 42 640 A1 (FUJI ELECTRIC CO LTD [JP]) 2 August 1990 (1990-08-02)</td>
<td>1-25</td>
</tr>
<tr>
<td></td>
<td>* Fig.4 and corresponding text *</td>
<td></td>
</tr>
<tr>
<td></td>
<td>-/-</td>
<td></td>
</tr>
</tbody>
</table>

X Further documents are listed in the continuation of Box C.

See patent family annex.

"A" special categories of cited documents

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X1 document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

X2 document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

S document member of the same patent family

Date of the actual completion of the international search

22 September 2008

Date of mailing of the international search report

26/09/2008

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Palenlaan 2
NL - 2280 HV Rijswijk
Tel: (+31-70) 340-2040, Tx: 33651 epo nl
Fax: (+31-70) 340-3016

Authorized officer

Kusztelan, Leonard

Form PCT/ISA/210 (second sheet) (April 2005)
**INTERNATIONAL SEARCH REPORT**

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate of the relevant passages</th>
<th>Relevant to claim No</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td><strong>EP 1 693 896 A (KANSAI ELECTRIC POWER CO [JP]; CENTRAL RES INST ELECT [JP])</strong> 23 August 2006 (2006-08-23) <em>Figs. 4 and 5 and corresponding text</em></td>
<td>5,18,25</td>
</tr>
<tr>
<td>A</td>
<td><strong>US 5 468 654 A (HARADA MASANA [JP])</strong> 21 November 1995 (1995-11-21) <em>Fig. 2 and col. 2 lines 43-55</em></td>
<td>1-25</td>
</tr>
<tr>
<td>A</td>
<td><strong>US 5 032 888 A (SEKI YASUKAZU [JP])</strong> 16 July 1991 (1991-07-16) <em>Fig. 1 and col. 1 lines 48-58</em></td>
<td>1-25</td>
</tr>
<tr>
<td>Patent document cited in search report</td>
<td>Publication date</td>
<td>Patent family member(s)</td>
</tr>
<tr>
<td>----------------------------------------</td>
<td>------------------</td>
<td>-------------------------</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 6169300 B1</td>
</tr>
<tr>
<td>US 4644637 A</td>
<td>24-02-1987</td>
<td>NONE</td>
</tr>
<tr>
<td>DE 3942640 A1</td>
<td>02-08-1990</td>
<td>FR 2641417 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2275675 A</td>
</tr>
<tr>
<td>EP 1693896 A</td>
<td>23-08-2006</td>
<td>CN 1902760 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2005167035 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO 2005055323 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 20060123409 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2007090370 A1</td>
</tr>
<tr>
<td>US 5468654 A</td>
<td>21-11-1995</td>
<td>NONE</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 3082161 A</td>
</tr>
</tbody>
</table>