

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
16 March 2006 (16.03.2006)

PCT

(10) International Publication Number
WO 2006/028673 A1

(51) International Patent Classification:
H01L 21/311 (2006.01) *H01L 21/027* (2006.01)

(21) International Application Number:
PCT/US2005/029308

(22) International Filing Date: 17 August 2005 (17.08.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/934,324 3 September 2004 (03.09.2004) US

(71) Applicant (for all designated States except US): **LAM RESEARCH CORPORATION** [US/US]; 4650 Cushing Parkway, Fremont, California 94438-6470 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **KAWAGUCHI,**

Seiji [JP/US]; 1429 Cedarmeadow Court, San Jose, California 95131 (US). **TAKESHITA, Kenji** [JP/US]; 4237 Garland Drive, Fremont, California 94536-6830 (US).


(74) Agent: **LEE, Michael, B.**; BEYER WEAVER & THOMAS, LLP, P.O. BOX 70250, Oakland, California 94612-0250 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),

[Continued on next page]

(54) Title: ETCH WITH UNIFORMITY CONTROL



(57) Abstract: A method of forming semiconductor devices on a wafer is provided. An etch layer is formed over a wafer. A photoresist mask is formed over the etch layer. The photoresist mask is removed only around an outer edge of the wafer to expose the etch layer around the outer edge of the wafer. A deposition gas is provided comprising carbon and hydrogen containing species. A plasma is formed from the deposition gas. A polymer layer is deposited on the exposed etch layer around the outer edge of the wafer, wherein the polymer is formed from the plasma from the deposition gas. The etch layer is etched through the photoresist mask, while consuming the photoresist mask and the polymer deposited on the exposed etch layer around the outer edge of the wafer.

WO 2006/028673 A1



European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

ETCH WITH UNIFORMITY CONTROL

BACKGROUND OF THE INVENTION

[0001] The present invention relates to the fabrication of semiconductor-based
5 devices. More particularly, the present invention relates to improved techniques
for fabricating semiconductor-based devices with an etched layer.

[0002] During semiconductor wafer processing, features of the semiconductor
device are defined in the wafer using well-known patterning and etching
processes. In these processes, a photoresist (PR) material is deposited on the
10 wafer and then is exposed to light filtered by a reticle. The reticle is generally a
glass plate that is patterned with exemplary feature geometries that block light
from propagating through the reticle.

[0003] After passing through the reticle, the light contacts the surface of the
photoresist material. The light changes the chemical composition of the
15 photoresist material such that a developer can remove a portion of the photoresist
material. In the case of positive photoresist materials, the exposed regions are
removed, and in the case of negative photoresist materials, the unexposed regions
are removed. Thereafter, the wafer is etched to remove the underlying material
from the areas that are no longer protected by the photoresist material, and thereby
20 define the desired features in the wafer.

[0004] Various generations of photoresist are known. 193 nm photoresist and
157 nm photoresist and smaller generation photoresist are desired to provide
smaller device sizes and increased device density. 193 nm and 157 nm photoresist
may be softer and may be a polymer material.

SUMMARY OF THE INVENTION

[0005] To achieve the foregoing and other objects and in accordance with the
purpose of the present invention a method of forming semiconductor devices on a
wafer is provided. An etch layer is formed over a wafer. A photoresist mask is
formed over the etch layer. The photoresist mask is removed only around an outer
30 edge of the wafer to expose the etch layer around the outer edge of the wafer. A
deposition gas is provided comprising carbon and hydrogen containing species. A
plasma is formed from the deposition gas. A polymer layer is deposited on the
exposed etch layer around the outer edge of the wafer, wherein the polymer is
formed from the plasma from the deposition gas. The etch layer is etched through

the photoresist mask, while consuming the photoresist mask and the polymer deposited on the exposed etch layer around the outer edge of the wafer.

[0006] These and other features of the present invention will be described in more detail below in the detailed description of the invention and in conjunction with the following figures.

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:

[0008] FIG. 1 is a flow chart of a process used in an embodiment of the invention.

[0009] FIG.'s 2A-D are schematic side views of a wafer processed according to the process of FIG. 1.

[0010] FIG. 3 is a schematic view of a process chamber that may be used in an embodiment of the invention.

[0011] FIG.'s 4A-B are schematic views of a computer system that may be used as a controller.

[0012] FIG. 5 is a top view of the wafer with the photoresist mask removed around the outer edge of the wafer to expose the etch layer.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0013] The present invention will now be described in detail with reference to a few preferred embodiments thereof as illustrated in the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process steps and/or structures have not been described in detail in order to not unnecessarily obscure the present invention.

[0014] To facilitate understanding, FIG. 1 is a high level flow chart of a process used in an embodiment of the invention. An etch layer is formed over a wafer (step 104). FIG. 2A is a cross-sectional view of a wafer 204 at an outer edge 206 of the wafer 204. An etch layer 208 is formed over the wafer 204 (step 104). The etch layer may be a conductive layer or a dielectric layer. A photoresist mask 212 is formed over the etch layer (208) (step 108). In this embodiment, an antireflective coating

(ARC) 210, such as BARC, is placed over the etch layer 208 before the photoresist mask 212 is formed, so that the ARC 214 is between the etch layer 208 and the photoresist mask 212. Other layers may be disposed between the etch layer 208 and the photoresist mask 212.

5 **[0015]** The photoresist mask around the other edge of the wafer is removed (step 112), as shown in FIG. 2B to expose the etch layer around the outer edge of the wafer. In this example to expose the etch layer around the outer edge of the wafer, all organic material above the etch layer 216 around the outer edge of the wafer is removed, so that the organic BARC 210 is also removed. FIG. 5 is a top view of the
10 wafer 204 with the photoresist mask 212 removed around the outer edge of the wafer to expose the etch layer 208. Generally, 2-3 mm of organic material such as photoresist and BARC are removed from around the outer edge of the wafer to eliminate a source of particles from peeling.

15 **[0016]** In a preferred embodiment, the wafer 204 is placed in an etch chamber (step 114). FIG. 3 is a schematic view of a plasma processing chamber 300 that may be used for depositing the layer, etching, and stripping that may be used in this example. The plasma processing chamber 300 comprises confinement rings 302, an upper electrode 304, a lower electrode 308, a gas source 310, and an exhaust pump 320. Within plasma processing chamber 300, the wafer 204 is positioned upon the
20 lower electrode 308. The lower electrode 308 incorporates a suitable substrate chucking mechanism (e.g., electrostatic, mechanical clamping, or the like) for holding the wafer 204. The reactor top 328 incorporates the upper electrode 304 disposed immediately opposite the lower electrode 308. The upper electrode 304, lower electrode 308, and confinement rings 302 define the confined plasma volume. Gas is
25 supplied to the confined plasma volume by the gas source 310 and is exhausted from the confined plasma volume through the confinement rings 302 and an exhaust port by the exhaust pump 320. A first RF source 344 is electrically connected to the upper electrode 304. A second RF source 348 is electrically connected to the lower electrode 308. Chamber walls 352 surround the confinement rings 302, the upper
30 electrode 304, and the lower electrode 308. Both the first RF source 344 and the second RF source 348 may comprise a 27 MHz power source and a 2 MHz power source. Different combinations of connecting RF power to the electrode are possible. In the case of a 2300 Flex™ or a Exelan HPT or a 2300™ Exelan, made by LAM Research Corporation™ of Fremont, California, which may be used in a preferred

embodiment of the invention, both the 27 MHz and 2 MHz power sources make up the second RF power source 348 connected to the lower electrode, and the upper electrode is grounded. A controller 335 is controllably connected to the RF sources 344, 348, exhaust pump 320, and the gas source 310.

5 **[0017]** FIG.'S 4A and 4B illustrate a computer system 800, which is suitable for implementing a controller 335 used in embodiments of the present invention. FIG. 4A shows one possible physical form of the computer system. Of course, the computer system may have many physical forms ranging from an integrated circuit, a printed circuit board, and a small handheld device up to a huge super computer.

10 Computer system 800 includes a monitor 802, a display 804, a housing 806, a disk drive 808, a keyboard 810, and a mouse 812. Disk 814 is a computer-readable medium used to transfer data to and from computer system 800.

[0018] FIG. 4B is an example of a block diagram for computer system 800. Attached to system bus 820 is a wide variety of subsystems. Processor(s) 822 (also
15 referred to as central processing units, or CPUs) are coupled to storage devices, including memory 824. Memory 824 includes random access memory (RAM) and read-only memory (ROM). As is well known in the art, ROM acts to transfer data and instructions uni-directionally to the CPU and RAM is used typically to transfer data and instructions in a bi-directional manner. Both of these types of memories may
20 include any suitable of the computer-readable media described below. A fixed disk 826 is also coupled bi-directionally to CPU 822; it provides additional data storage capacity and may also include any of the computer-readable media described below. Fixed disk 826 may be used to store programs, data, and the like and is typically a secondary storage medium (such as a hard disk) that is slower than primary storage.
25 It will be appreciated that the information retained within fixed disk 826 may, in appropriate cases, be incorporated in standard fashion as virtual memory in memory 824. Removable disk 814 may take the form of any of the computer-readable media described below.

[0019] CPU 822 is also coupled to a variety of input/output devices, such as
30 display 804, keyboard 810, mouse 812 and speakers 830. In general, an input/output device may be any of: video displays, track balls, mice, keyboards, microphones, touch-sensitive displays, transducer card readers, magnetic or paper tape readers, tablets, styluses, voice or handwriting recognizers, biometrics readers, or other computers. CPU 822 optionally may be coupled to another computer or

telecommunications network using network interface 840. With such a network interface, it is contemplated that the CPU might receive information from the network, or might output information to the network in the course of performing the above-described method steps. Furthermore, method embodiments of the present invention may execute solely upon CPU 822 or may execute over a network such as the Internet in conjunction with a remote CPU that shares a portion of the processing.

[0020] In addition, embodiments of the present invention further relate to computer storage products with a computer-readable medium that have computer code thereon for performing various computer-implemented operations. The media and computer code may be those specially designed and constructed for the purposes of the present invention, or they may be of the kind well known and available to those having skill in the computer software arts. Examples of computer-readable media include, but are not limited to: flash memory cards, magnetic media such as hard disks, floppy disks, and magnetic tape; optical media such as CD-ROMs and holographic devices; magneto-optical media such as floptical disks; and hardware devices that are specially configured to store and execute program code, such as application-specific integrated circuits (ASICs), programmable logic devices (PLDs) and ROM and RAM devices. Examples of computer code include machine code, such as produced by a compiler, and files containing higher level code that are executed by a computer using an interpreter. Computer readable media may also be computer code transmitted by a computer data signal embodied in a carrier wave and representing a sequence of instructions that are executable by a processor.

[0021] A deposition gas is provided into the etch chamber (step 116). The deposition gas comprises one or more (at least one) species that allows the formation of polymer. This would require carbon and hydrogen containing species. In addition, it is desirable that the deposition gas has a fluorine containing species.

[0022] A plasma is formed from the deposition gas (step 120). Power from the RF power sources is used to energize the deposition gas to form a plasma. A polymer layer is deposited on the exposed etch layer around the outer edge of the wafer, where the polymer is formed from the plasma from the deposition gas (step 124). FIG. 2C is a cross-sectional view of part of the wafer 204 after the polymer 220 has been deposited on the exposed etch layer around the outer edge of the wafer 216. Although the deposited polymer 220 is only shown as being deposited on the etch on the outer edge of the wafer 216, some deposition processes may deposit the polymer over the

entire wafer surface. It is desirable to have as much control as possible to best limit the deposition of the polymer to the outer edge of the wafer 216.

[0023] The dielectric layer is etched (step 128). FIG. 2D is a cross-sectional view of the wafer 204 after features 224 have been etched into the dielectric layer 208.

5 [0024] Without wishing to be bound by theory, it is believed that the presence of the polymer over the exposed dielectric layer on the outer edge of the wafer provides a more uniform etch across the wafer, with etch depth uniformity and profile variation uniformity. It is believed that without the deposited layer, the etch layer is directly exposed to plasma, which causes a greater consumption of etching ion and radical species during the etch process than consumption in other areas of the wafer, thus causing the etch rate nearer to the edge of the wafer to be slower than the etch rate closer to the middle of the wafer. In addition, the feature profile near the edge of the wafer tends to bow due to lack of polymer source for side protection supplied from the exposed areas at the outer edge of the wafer. Providing the protective polymer layer over the exposed etch layer at the outer edge of the wafer, both protects the etch layer at the outer edge to reduce the consumption of etching ions and radical species and provides a polymer source at the outer edge to provide a more uniform etch and reduce bowing.

15 [0025] It is found that providing a deposition gas with carbon, hydrogen, and fluorine species formed hydro-fluorocarboned polymer. It has been found that such polymers have provided the best results.

[0026] It would be preferred to selectively deposit the deposition layer on the etch layer with respect to the photoresist mask. It would be more preferable to selectively deposit the deposition layer on the exposed etch layer on the outer edge of the wafer.

25 Example

[0027] In one example of the invention, an etch layers of SiC, then SiCOH, and then TEOS are deposited on a silicon wafer (step 104). An ARC layer of resist like organic material is formed over the etch layer. A photoresist mask is formed on the ARC layer, which is over the etch layer (step 108). In this example, the photoresist mask is made of preferably 248 nm photoresist, such as KrF, is used. In other embodiments, other photoresist materials such as i-line, and 193 nm and shorter wavelength photoresists, such as ArF, may be used. Photoresist within 3 mm from the edge of the wafer is removed. A wet stripping using a wet strip resist developer is used to remove the photoresist around the wafer edge (step 112). The wafer is placed

in an etch chamber (step 114), which in this example is a dual frequency etching reactor.

[0028] Within the etch chamber a deposition gas of 350 sccm Ar, 3.5 sccm O₂, and 50 sccm CH₃F is provided into the etch chamber (step 116), where the chamber pressure is maintained at 60 mTorr. A plasma is formed from the deposition gas (step 120). In this example the RF source provides 800 watts at 27 MHz and 200 watts at 2 MHz. In addition, the lower electrode temperature is 20° C, and the helium back side pressure in the chuck is kept at 20 Torr. A polymer layer is deposited on the exposed etch layer around the outer edge of the wafer, where the polymer is formed from the plasma from the deposition gas (step 124). In this example, the polymer is a hydro-fluorocarboned polymer. In addition, in this example, the polymer is deposited over the entire wafer surface, including the exposed etch layer around the outer edge of the wafer. The deposition is provided for 8 seconds in this example.

[0029] The etch layer is then etched through the photoresist mask (step 128). In this example, the etch recipe first provides a main etch. Pressure in the main etch is 70 mTorr. 1400 watts are provided at 27 MHz. 1500 watts are provided at 2 MHz. An etch gas flow of 500 sccm Ar, 250 sccm N₂, 8 sccm C₄F₈, 5 sccm CH₂F₂, and 5 sccm O₂ is provided which is converted to a plasma for the main etch. An over etch is then provided. The pressure for the over etch is 70 mTorr. 1400 watts are provided at 27 MHz. 1800 watts are provided at 2 MHz. An etch gas flow of 500 sccm Ar, 150 sccm N₂, 7 sccm C₄F₈, 5 sccm CH₂F₂, and 100 sccm CO is provided which is converted to a plasma for the over etch.

[0030] The inventive etch, which used an 8 second deposition, as described above and a 55 second main etch was compared with control etch with a 67 second main etch, using the same etch process. The inventive etch provided features at the wafer center with etch depths of 659 Å and at the wafer edge with an etch depth of 663 Å and at 3 mm from the wafer edge with a depth of 672 Å. The control etch provided features at the wafer center with etch depths of 608 Å and at the wafer edge with an etch depth of 580 Å and at 3 mm from the wafer edge with a depth of 555 Å. It should be noted that the inventive etch provides an etch feature that is about 12% greater than the control etch, even though the control etch etched for a longer period. In addition, it should be noted that the variance between the etch depth at the center versus 3 mm from the edge is less for the inventive etch than for the control etch. In addition, comparison of the control etch with the inventive etch found that bowing of

the features 3 mm from the wafer edge was reduced by the inventive etch.

[0031] It is preferred that the flow ratio of oxygen to carbon and hydrogen containing species gases is between 0:100 and 1:1. Therefore, in some embodiments no oxygen is present in the deposition gas, so that oxygen is not present during the deposition. It is more preferable that the flow ratio of oxygen to carbon and hydrogen containing species gases is between 0:100 and 1:2. It is most preferred that the flow ratio of oxygen to carbon and hydrogen containing species gases is between 0:100 and 1:10.

[0032] A low Carbon to Hydrogen ratio deposition gas could obtain polymer easily. For example, a 1:1 ratio may be obtained using CHF_3 , and a 1:2 ratio may be obtained using CH_2F_2 and a 1:3 ratio may be obtained using CH_3F .

[0033] Other embodiments may use a 193 nm or small photoresist material.

[0034] It is preferred that the power supplied by the higher frequency source be between 50 and 3,000 watts. It is more preferable that the power supplied by the higher frequency source be between 100 and 2,000 watts. It is most preferable that the power supplied by the higher frequency source be between 500 and 1,000 watts.

[0035] While this invention has been described in terms of several preferred embodiments, there are alterations, permutations, and various substitute equivalents, which fall within the scope of this invention. It should also be noted that there are many alternative ways of implementing the methods and apparatuses of the present invention. It is therefore intended that the following appended claims be interpreted as including all such alterations, permutations, modifications and various substitute equivalents as fall within the true spirit and scope of the present invention.

CLAIMS

What is claimed is:

1. A method of forming semiconductor devices on a wafer, comprising:
forming an etch layer over a wafer;
5 forming a photoresist mask over the etch layer;
removing the photoresist mask only around an outer edge of the wafer to
expose the etch layer around the outer edge of the wafer;
providing a deposition gas comprising carbon and hydrogen containing
species;
10 forming a plasma from the deposition gas;
depositing a polymer layer on the exposed etch layer around the outer edge of
the wafer, wherein the polymer is formed from the plasma from the deposition gas;
and
etching the etch layer through the photoresist mask, while consuming the
15 photoresist mask and the polymer deposited on the exposed etch layer around the
outer edge of the wafer.
2. The method, as recited in claim 1, further comprising placing the wafer in an
etch chamber after removing the photoresist mask around the outer edge of the wafer,
20 wherein the providing the deposition gas, forming a plasma from the deposition gas,
depositing a polymer layer, and etching the etch layer all occur in situ within the etch
chamber, and wherein the deposited polymer layer on the exposed etch layer increases
etch uniformity across the wafer.
- 25 3. The method, as recited in any of claims 1-2, wherein the deposition gas further
comprises fluorine containing species so that the polymer layer is a hydro-
fluorocarboned polymer.
4. The method, as recited in any of claims 1-3, wherein removing the photoresist
30 mask only around the outer edge of the wafer, comprises using a wet stripping to
remove the photoresist mask only around the outer edge of the wafer.
5. The method, as recited in any of claims 1-4, wherein the removing the
photoresist mask around the outer edge of the wafer further comprises removing only

2-3 mm of the photoresist around the outer edge of the wafer.

6. The method, as recited in any of claims 1-5, wherein a carbon to hydrogen ratio of the deposition gas ranges from 1:1 to 1:3.

5

7. The method, as recited in any of claims 1-6, wherein the deposition gas further comprises oxygen.

8. The method, as recited in any of claims 3-7, wherein the carbon, hydrogen,
10 and fluorine containing species is a hydrofluorocarbon.

9. The method, as recited in claim 8, wherein the hydrofluorocarbon is at least one of CHF₃, CH₂F₂, and CH₃F.

15 10. The method, as recited in any of claims 1-9, wherein the etch layer comprises silicon.

11. The method, as recited in any of claims 1-10, wherein the etch layer comprises at least one of silicon oxide, SiC, and SiCOH.

20

12. The method, as recited in any of claims 1-11, wherein the deposition gas further comprises Ar, N₂, and C₄F₈.




FIG. 1




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 3




FIG. 4A




FIG. 4B




FIG. 5

INTERNATIONAL SEARCH REPORT

national Application No
T/US2005/029308

A. CLASSIFICATION OF SUBJECT MATTER
H01L21/311 H01L21/027

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2004/053490 A1 (NAGAO TAKESHI ET AL) 18 March 2004 (2004-03-18) paragraphs '0118! - '0120! -----	1-12
A	US 6 372 634 B1 (QIAO JIANMIN ET AL) 16 April 2002 (2002-04-16) column 2, line 42 - column 3 -----	1-12
A	US 6 153 361 A (LIU ET AL) 28 November 2000 (2000-11-28) abstract -----	1-12
A	PATENT ABSTRACTS OF JAPAN vol. 013, no. 264 (E-774), 19 June 1989 (1989-06-19) & JP 01 055826 A (NEC CORP), 2 March 1989 (1989-03-02) abstract -----	1-12

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

9 January 2006

Date of mailing of the international search report

16/01/2006

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Szarowski, A

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US2005/029308

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2004053490 A1	18-03-2004	NONE	
US 6372634 B1	16-04-2002	NONE	
US 6153361 A	28-11-2000	TW 392228 B	01-06-2000
JP 01055826 A	02-03-1989	NONE	