



- (51) International Patent Classification:
G09G 3/34 (2006.01)
- (21) International Application Number:
PCT/US2016/016286
- (22) International Filing Date:
3 February 2016 (03.02.2016)
- (25) Filing Language:
English
- (26) Publication Language:
English
- (30) Priority Data:
62/111,927 4 February 2015 (04.02.2015) US
- (71) Applicant: E INK CORPORATION [US/US]; 1000
Technology Park Drive, Billerica, Massachusetts 01821-
4165 (US).
- (72) Inventors: SIM, Teck Ping; 5109 Stearns Hill Road,
Waltham, Massachusetts 2451 (US). CROUNSE, Ken-
neth R.; 3 Mountain Avenue, Somerville, Massachusetts
2143 (US). EMELIE, Pierre-Yves; 53 N. Union Street,
Arlington, Massachusetts 02474 (US). AMUNDSON,
Karl Raymond; Apartment 2, 67 Sparks Street, Cam-
bridge, Massachusetts 2138 (US).
- (81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY,
BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM,
DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,
HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR,
KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG,
MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM,
PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC,
SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ,
TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU,
TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE,
DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU,
LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK,
SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a
patent (Rule 4.17(ii))

Published:

- with international search report (Art. 21(3))

(54) Title: ELECTRO-OPTIC DISPLAYS WITH REDUCED REMNANT VOLTAGE, AND RELATED APPARATUS AND METHODS




FIG. 3

(57) Abstract: Electro-optic displays with reduced remnant voltage, and related apparatus and methods are provided. A remnant voltage of a pixel of an electro-optic display may be discharged by activating the pixel's transistor and setting the voltages of the front and rear electrodes of the pixel to approximately the same voltage for a specified period of time, and/or until the amount of remnant voltage remaining in the pixel is less than a threshold amount. The remnant voltages of substantially all pixels or a subset of pixels in an active matrix electro-optic display may be simultaneously discharged. The simultaneous discharge of the remnant voltages of pixels may take place when the pixels are in a same state, characterized by (1) the transistor of each pixel being active, and (2) the voltages applied to the front and rear electrodes of each pixel being approximately equal.

WO 2016/126771 A1

ELECTRO-OPTIC DISPLAYS WITH REDUCED REMNANT VOLTAGE, AND RELATED APPARATUS AND METHODS

REFERENCE TO RELATED APPLICATIONS

[0001] This application claims benefit of U.S. Provisional Application Serial No. 62/111,927 filed on February 4, 2015. This application is related to copending U.S. Provisional Application Nos. 62/184,076 filed on June 24, 2015; 62/112,060 filed on February 4, 2015; 62/219,606 filed on September 16, 2015; and 62/261,104 filed on November 30, 2015. The entire contents of these and all other U.S. patents and published and copending applications mentioned below are herein incorporated by reference.

BACKGROUND

[0002] Aspects of the present disclosure relate to an electro-optic display with reduced remnant voltage and to techniques for reducing remnant voltage in an electro-optic display. Some embodiments relate to an electrophoretic display with reduced remnant voltage and to techniques for reducing remnant voltage in an electrophoretic display.

SUMMARY

[0003] Even after the electro-optic display is at rest for a relatively long period of time, a remnant voltage of the electro-optic display may remain. Even low remnant voltages can give rise to artifacts in electro-optic displays. Thus, discharging a remnant voltage of an electro-optic display may improve the quality of the displayed image, even in circumstances where the remnant voltage is already low. However, conventional techniques for discharging a remnant voltage of an electro-optic display may not fully discharge the remnant voltage. Thus, techniques for more fully discharging remnant voltages from electro-optic displays are needed.

[0004] A remnant voltage of a pixel of an electro-optic display may be discharged by activating the pixel's transistor and setting the voltages of the front and rear electrodes of the pixel to approximately a same value. The pixel may discharge the remnant voltage for a specified period of time, and/or until the amount of remnant voltage remaining in the pixel is less than a threshold amount. The remnant voltages of two or more pixels in two or more rows (e.g., the remnant voltages of all pixels in two or more rows, or the remnant voltages of all pixels in all rows) of an active matrix of pixels of an electro-optic display may be simultaneously discharged by placing the selected pixels in a same state, characterized by (1)

the transistor of each selected pixel being active, and (2) the voltages applied to the front and rear electrodes of each selected pixel being approximately equal.

BRIEF DESCRIPTION OF DRAWINGS

[0005] Various aspects and embodiments of the application will be described with reference to the following figures. It should be appreciated that the figures are not necessarily drawn to scale. Items appearing in multiple figures are indicated by the same reference number in all the figures in which they appear.

[0006] FIG. 1 is a schematic illustration of a pixel of an electro-optic display, according to some embodiments.

[0007] FIG. 2 is a schematic illustration of an electrical model of an imaging film, according to some embodiments.

[0008] FIG. 3 illustrates an addressing pulse followed by a remnant voltage discharge pulse, according to some embodiments.

[0009] FIG. 4 illustrates an addressing pulse followed by a remnant voltage discharge pulse, according to some embodiments.

[0010] FIG. 5A is a signal-timing diagram for the driver circuit shown in FIG. 5B.

[0011] FIG. 6A is a signal-timing diagram for the driver circuit shown in FIG. 6B.

[0012] FIG. 7A is a graph showing measured remnant voltage values after repeated draining of residual charge over a range of applied voltages according to some embodiments.

[0013] FIG. 7B is a graph showing measured remnant voltage values after 40 repeats of draining of residual charge against a range of applied voltages according to some embodiments.

DETAILED DESCRIPTION

[0014] A remnant voltage of a pixel of an electro-optic display may be discharged by activating the pixel's transistor and setting the voltages of the front and rear electrodes of the pixel to approximately the same voltage for a specified period of time, and/or until the amount of remnant voltage remaining in the pixel is less than a threshold amount. The remnant voltages of active matrix pixels of an electro-optic display may be simultaneously discharged by placing the selected pixels in a same state, characterized by (1) the transistor of each selected pixel being active, and (2) the voltages applied to the front and rear electrodes of each selected pixel being approximately equal.

[0015] The term “remnant voltage” is used herein to refer to a persistent or decaying voltage (which also may be referred to as open-circuit electrical potential and is typically measured in volts or millivolts) that may remain in an electro-optic display after an addressing pulse (a voltage pulse used to change the optical state of the electro-optic medium) is terminated. Such remnant voltages can lead to undesirable effects on the images displayed on electro-optic displays, including, without limitation, so-called “ghosting” phenomena, in which, after the display has been rewritten, traces of the previous image are still visible.

[0016] Electro-optic displays comprise a layer of electro-optic material, a term which is used herein in its conventional meaning in the imaging art to refer to a material having first and second display states differing in at least one optical property, the material being changed from its first to its second display state by application of an electric field to the material. Although the optical property may be color perceptible to the human eye, it may be another optical property, such as optical transmission, reflectance, luminescence or, in the case of displays intended for machine reading, pseudo-color in the sense of a change in reflectance of electromagnetic wavelengths outside the visible range.

[0017] In the displays of the present disclosure, the electro-optic medium may be a solid (such displays may hereinafter for convenience be referred to as “solid electro-optic displays”), in the sense that the electro-optic medium has solid external surfaces, although the medium may, and often does, have internal liquid- or gas-filled spaces. Thus, the term “solid electro-optic displays” includes encapsulated electrophoretic displays, encapsulated liquid crystal displays, and other types of displays discussed below.

[0018] The term “gray state” is used herein in its conventional meaning in the imaging art to refer to a state intermediate two extreme optical states of a pixel, and does not necessarily imply a black-white transition between these two extreme states. For example, several of the patents and published applications referred to below describe electrophoretic displays in which the extreme states are white and deep blue, so that an intermediate “gray state” would actually be pale blue. Indeed, as already mentioned the transition between the two extreme states may not be a color change at all.

[0019] The terms “bistable” and “bistability” are used herein in their conventional meaning in the art to refer to displays comprising display elements having first and second display states differing in at least one optical property, and such that after any given element has been driven, by means of an addressing pulse of finite duration, to assume either its first or second display state, after the addressing pulse has terminated, that state will persist for at

least several times, for example at least four times, the minimum duration of the addressing pulse used to change the state of the display element. It is shown in published U.S. Patent Application No. 2002/0180687 that some particle-based electrophoretic displays capable of gray scale are stable not only in their extreme black and white states but also in their intermediate gray states, and the same is true of some other types of electro-optic displays. This type of display is properly called “multi-stable” rather than bistable, although for convenience the term “bistable” may be used herein to cover both bistable and multi-stable displays.

[0020] The term “impulse” is used herein in its conventional meaning in the imaging art of the integral of voltage with respect to time. However, some bistable electro-optic media act as charge transducers, and with such media an alternative definition of impulse, namely the integral of current over time (which is equal to the total charge applied) may be used. The appropriate definition of impulse should be used, depending on whether the medium acts as a voltage-time impulse transducer or a charge impulse transducer.

[0021] Several types of electro-optic displays are known. One type of electro-optic display is a rotating bichromal member type as described, for example, in U.S. Pat. Nos. 5,808,783; 5,777,782; 5,760,761; 6,054,071; 6,055,091; 6,097,531; 6,128,124; 6,137,467; and 6,147,791 (although this type of display is often referred to as a “rotating bichromal ball” display, the term “rotating bichromal member” is preferred as more accurate since in some of the patents mentioned above the rotating members are not spherical). Such a display uses a large number of small bodies (which may be, without limitation, spherical or cylindrical) which have two or more sections with differing optical characteristics, and an internal dipole. These bodies are suspended within liquid-filled vacuoles within a matrix, the vacuoles being filled with liquid so that the bodies are free to rotate. The appearance of the display is changed by applying an electric field thereto, thus rotating the bodies to various positions and varying which of the sections of the bodies is seen through a viewing surface. This type of electro-optic medium may be bistable.

[0022] Another type of electro-optic display uses an electrochromic medium, for example an electrochromic medium in the form of a nanochromic film comprising an electrode formed at least in part from a semi-conducting metal oxide and a plurality of dye molecules capable of reversible color change attached to the electrode; see, for example O'Regan, B., et al., *Nature* 1991, 353, 737; and Wood, D., *Information Display*, 18(3), 24 (March 2002). See also Bach, U., et al., *Adv. Mater.*, 2002, 14(11), 845. Nanochromic films of this type are also described, for example, in U.S. Pat. No. 6,301,038, International

Application Publication No. WO 01/27690, and in U.S. Patent Application 2003/0214695.

This type of medium may be bistable.

[0023] Another type of electro-optic display is the particle-based electrophoretic display, in which a plurality of charged particles move through a suspending fluid under the influence of an electric field. Some attributes of electrophoretic displays are described in U.S. Patent No. 6,531,997, titled "Methods for Addressing Electrophoretic Displays" and issued March 11, 2003, which is hereby incorporated herein in its entirety.

[0024] Electrophoretic displays can have attributes of good brightness and contrast, wide viewing angles, state bistability, and low power consumption when compared with liquid crystal displays. Nevertheless, there may be problems with the long-term image quality of some particle-based electrophoretic displays. For example, particles that make up some electrophoretic displays may settle, resulting in inadequate service-life for such displays.

[0025] As noted above, electrophoretic media may include a suspending fluid. This suspending fluid may be a liquid, but electrophoretic media can be produced using gaseous suspending fluids; see, for example, Kitamura, T., et al., "Electrical toner movement for electronic paper-like display", IDW Japan, 2001, Paper HCS1-1, and Yamaguchi, Y., et al., "Toner display using insulative particles charged triboelectrically", IDW Japan, 2001, Paper AMD4-4). See also European Patent Applications 1,429,178; 1,462,847; and 1,482,354; and International Applications WO 2004/090626; WO 2004/079442; WO 2004/077140; WO 2004/059379; WO 2004/055586; WO 2004/008239; WO 2004/006006; WO 2004/001498; WO 03/091799; and WO 03/088495. Some gas-based electrophoretic media may be susceptible to the same types of problems as some liquid-based electrophoretic media due to particle settling, when the media are used in an orientation which permits such settling, for example in a sign where the medium is disposed in a vertical plane. Indeed, particle settling appears to be a more serious problem in some gas-based electrophoretic media than in some liquid-based ones, since the lower viscosity of gaseous suspending fluids as compared with liquid ones allows more rapid settling of the electrophoretic particles.

[0026] Numerous patents and published patent applications assigned to or in the names of the Massachusetts Institute of Technology (MIT) and E Ink Corporation describe encapsulated electrophoretic media. Such encapsulated media comprise numerous small capsules, each of which itself comprises an internal phase containing electrophoretically-mobile particles suspended in a liquid suspending medium, and a capsule wall surrounding the internal phase. The capsules may be held within a polymeric binder to form a coherent

layer positioned between two electrodes. Encapsulated media of this type are described, for example, in U.S. Pat. Nos. 5,930,026; 5,961,804; 6,017,584; 6,067,185; 6,118,426; 6,120,588; 6,120,839; 6,124,851; 6,130,773; 6,130,774; 6,172,798; 6,177,921; 6,232,950; 6,249,271; 6,252,564; 6,262,706; 6,262,833; 6,300,932; 6,312,304; 6,312,971; 6,323,989; 6,327,072; 6,376,828; 6,377,387; 6,392,785; 6,392,786; 6,413,790; 6,422,687; 6,445,374; 6,445,489; 6,459,418; 6,473,072; 6,480,182; 6,498,114; 6,504,524; 6,506,438; 6,512,354; 6,515,649; 6,518,949; 6,521,489; 6,531,997; 6,535,197; 6,538,801; 6,545,291; 6,580,545; 6,639,578; 6,652,075; 6,657,772; 6,664,944; 6,680,725; 6,683,333; 6,704,133; 6,710,540; 6,721,083; 6,727,881; 6,738,050; 6,750,473; 6,753,999; 6,816,147; 6,819,471; and 6,822,782; and U.S. Patent Applications Publication Nos. 2002/0019081; 2002/0060321; 2002/0060321; 2002/0063661; 2002/0090980; 2002/0113770; 2002/0130832; 2002/0131147; 2002/0171910; 2002/0180687; 2002/0180688; 2003/0011560; 2003/0020844; 2003/0025855; 2003/0053189; 2003/0102858; 2003/0132908; 2003/0137521; 2003/0137717; 2003/0151702; 2003/0214695; 2003/0214697; 2003/0222315; 2004/0008398; 2004/0012839; 2004/0014265; 2004/0027327; 2004/0075634; 2004/0094422; 2004/0105036; 2004/0112750; and 2004/0119681; and International Applications Publication Nos. WO 99/67678; WO 00/05704; WO 00/38000; WO 00/38001; WO 00/36560; WO 00/67110; WO 00/67327; WO 01/07961; WO 01/08241; WO 03/107,315; WO 2004/023195; WO 2004/049045; WO 2004/059378; WO 2004/088002; WO 2004/088395; and WO 2004/090857.

[0027] Many of the aforementioned patents and applications recognize that the walls surrounding the discrete microcapsules in an encapsulated electrophoretic medium could be replaced by a continuous phase, thus producing a so-called polymer-dispersed electrophoretic display, in which the electrophoretic medium comprises a plurality of discrete droplets of an electrophoretic fluid and a continuous phase of a polymeric material, and that the discrete droplets of electrophoretic fluid within such a polymer-dispersed electrophoretic display may be regarded as capsules or microcapsules even though no discrete capsule membrane is associated with each individual droplet; see for example, the aforementioned 2002/0131147. Accordingly, for purposes of the present application, such polymer-dispersed electrophoretic media are regarded as sub-species of encapsulated electrophoretic media.

[0028] A related type of electrophoretic display is a so-called “microcell electrophoretic display.” In a microcell electrophoretic display, the charged particles and the suspending fluid are not encapsulated within microcapsules but instead are retained within a plurality of cavities formed within a carrier medium, e.g., a polymeric film. See, for

example, International Application Publication No. WO 02/01281, and published U.S. Application No. 2002/0075556, both assigned to Sipix Imaging, Inc.

[0029] Many of the aforementioned E Ink and MIT patents and applications also contemplate microcell electrophoretic displays and polymer-dispersed electrophoretic displays. The term “encapsulated electrophoretic displays” can refer to all such display types, which may also be described collectively as “microcavity electrophoretic displays” to generalize across the morphology of the walls.

[0030] Another type of electro-optic display is an electro-wetting display developed by Philips and described in Hayes, R. A., et al., “Video-Speed Electronic Paper Based on Electrowetting,” *Nature*, 425, 383-385 (2003). It is shown in copending application Ser. No. 10/711,802, filed Oct. 6, 2004, that such electro-wetting displays can be made bistable.

[0031] Other types of electro-optic materials may also be used. Of particular interest, bistable ferroelectric liquid crystal displays (FLCs) are known in the art and have exhibited remnant voltage behavior.

[0032] Although electrophoretic media may be opaque (since, for example, in many electrophoretic media, the particles substantially block transmission of visible light through the display) and operate in a reflective mode, some electrophoretic displays can be made to operate in a so-called “shutter mode” in which one display state is substantially opaque and one is light-transmissive. See, for example, the patents U.S. Pat. Nos. 6,130,774 and 6,172,798, and U.S. Pat. Nos. 5,872,552; 6,144,361; 6,271,823; 6,225,971; and 6,184,856. Dielectrophoretic displays, which are similar to electrophoretic displays but rely upon variations in electric field strength, can operate in a similar mode; see U.S. Pat. No. 4,418,346. Other types of electro-optic displays may also be capable of operating in shutter mode.

[0033] An encapsulated or microcell electrophoretic display may not suffer from the clustering and settling failure mode of traditional electrophoretic devices and may provide further advantages, such as the ability to print or coat the display on a wide variety of flexible and rigid substrates. (Use of the word “printing” is intended to include all forms of printing and coating, including, but without limitation: pre-metered coatings such as patch die coating, slot or extrusion coating, slide or cascade coating, curtain coating; roll coating such as knife over roll coating, forward and reverse roll coating; gravure coating; dip coating; spray coating; meniscus coating; spin coating; brush coating; air knife coating; silk screen printing processes; electrostatic printing processes; thermal printing processes; inkjet printing processes; electrophoretic deposition; and other similar techniques.) Thus, the resulting

display can be flexible. Further, because the display medium can be printed (using a variety of methods), the display itself can be made inexpensively.

[0034] The bistable or multi-stable behavior of particle-based electrophoretic displays, and other electro-optic displays displaying similar behavior (such displays may hereinafter for convenience be referred to as “impulse driven displays”), is in marked contrast to that of liquid crystal displays (“LCDs”). Twisted nematic liquid crystals are not bi- or multi-stable but act as voltage transducers, so that applying a given electric field to a pixel of such a display produces a specific gray level at the pixel, regardless of the gray level previously present at the pixel. Furthermore, LC displays are only driven in one direction (from non-transmissive or “dark” to transmissive or “light”), the reverse transition from a lighter state to a darker one being effected by reducing or eliminating the electric field. Also, the gray level of a pixel of an LC display is not sensitive to the polarity of the electric field, only to its magnitude, and indeed for technical reasons commercial LC displays usually reverse the polarity of the driving field at frequent intervals. In contrast, bistable electro-optic displays act, to a first approximation, as impulse transducers, so that the final state of a pixel depends not only upon the electric field applied and the time for which this field is applied, but also upon the state of the pixel prior to the application of the electric field.

[0035] A high-resolution display may include individual pixels which are addressable without interference from adjacent pixels. One way to obtain such pixels is to provide an array of non-linear elements, such as transistors or diodes, with at least one non-linear element associated with each pixel, to produce an “active matrix” display. An addressing or pixel electrode, which addresses one pixel, is connected to an appropriate voltage source through the associated non-linear element. When the non-linear element is a transistor, the pixel electrode may be connected to the drain of the transistor, and this arrangement will be assumed in the following description, although it is essentially arbitrary and the pixel electrode could be connected to the source of the transistor. In high resolution arrays, the pixels may be arranged in a two-dimensional array of rows and columns, such that any specific pixel is uniquely defined by the intersection of one specified row and one specified column. The sources of all the transistors in each column may be connected to a single column electrode, while the gates of all the transistors in each row may be connected to a single row electrode; again the assignment of sources to rows and gates to columns may be reversed if desired.

[0036] The display may be written in a row-by-row manner. The row electrodes are connected to a row driver, which may apply to a selected row electrode a voltage such as to

ensure that all the transistors in the selected row are conductive, while applying to all other rows a voltage such as to ensure that all the transistors in these non-selected rows remain non-conductive. The column electrodes are connected to column drivers, which place upon the various column electrodes voltages selected to drive the pixels in a selected row to their desired optical states. (The aforementioned voltages are relative to a common front electrode which may be provided on the opposed side of the electro-optic medium from the non-linear array and extends across the whole display. As is known in the art, voltage is relative and a measure of a charge differential between two points. One voltage value is relative to another voltage value. For example, zero voltage (“0V”) refers to having no voltage differential relative to another voltage.) After a pre-selected interval known as the “line address time,” a selected row is deselected, another row is selected, and the voltages on the column drivers are changed so that the next line of the display is written.

[0037] The application 2003/0137521 describes how a direct current (DC) imbalanced waveform can result in a remnant voltage being created, this remnant voltage being ascertainable by measuring the open-circuit electrochemical potential of a display pixel.

[0038] For reasons explained at length in the aforementioned copending applications, when driving an electro-optic display it is desirable to use a drive scheme that is DC balanced, i.e., one which has the property that, for any sequence of optical states, the integral of the applied voltage is zero whenever the final optical state matches the initial optical state. This guarantees that the net DC imbalance experienced by the electro-optic layer is bounded by a known value. For example, a 15 V, 300 ms pulse may be used to drive an electro-optic layer from the white to the black state. After this transition, the imaging layer has experienced 4.5 Volt seconds (V•s) of DC-imbalanced impulse. To drive the film back to white, if a -15 V, 300 ms pulse is used, then the imaging layer is DC balanced across the series of transitions from white to black and, then, back to white.

[0039] It has now been found that remnant voltage is a more general phenomenon in electrophoretic and other impulse-driven electro-optic displays, both in cause(s) and effect(s). It has also been found that DC imbalances may cause long-term lifetime degradation of some electrophoretic displays.

[0040] In some embodiments described in the present disclosure, remnant voltage may be measured in electrophoretic displays by starting with a sample that has not been switched for a long period of time (e.g. hours or days). A voltmeter is applied across the open pixel circuit and a “Base Voltage” reading is measured. An electric field is then applied

to the pixel, for example a switching waveform. Immediately after the waveform ends, the voltmeter is used to measure the open-circuit potential over a series of periods, and the difference between the measured reading and the original Base Voltage may be the “remnant voltage.”

The remnant voltage may decay in a complex manner which may be loosely approximated mathematically as a sum of exponentials. In some experiments, 15 V was applied across the electro-optic medium for approximately 1 second. Immediately after the end of this voltage pulse, a remnant voltage of between +3 V and -3 V was measured; 1 second later a remnant voltage of between +1 V and -1 V was measured; ten minutes later the remnant voltage was near zero (relative to the original Base Voltage).

[0041] The term “remnant voltage” is sometimes used herein as a term of convenience referring to an overall phenomenon. However the basis for the switching behavior of impulse-driven electro-optic displays is the application of a voltage impulse (the integral of voltage with respect to time) across the electro-optic medium. Remnant voltage may reach a peak value immediately after the application of a driving pulse, and thereafter may decay substantially exponentially. The persistence of the remnant voltage for a significant time period applies a “remnant impulse” to the electro-optic medium, and strictly speaking this remnant impulse, rather than the remnant voltage, may be responsible for the effects on the optical states of electro-optic displays normally considered as caused by remnant voltage.

[0042] In theory, the effect of remnant voltage should correspond directly to remnant impulse. In practice, however, the impulse switching model can lose accuracy at low voltages. Some electro-optic media have a threshold, such that a remnant voltage of about 1 V may not cause a noticeable change in the optical state of the medium after a drive pulse ends. However, other electro-optic media, including preferred electrophoretic media used in experiments described herein, a remnant voltage of about 0.5 V may cause a noticeable change in the optical state. Thus, two equivalent remnant impulses may differ in actual consequences, and it may be helpful to increase the threshold of the electro-optic medium to reduce the effect of remnant voltage. E Ink has produced electrophoretic media having a “small threshold” adequate to prevent remnant voltage experienced in some circumstances from immediately changing the display image after a drive pulse ends. If the threshold is inadequate or if the remnant voltage is too high, the display may present a kickback/self-erasing or self-improving phenomenon.

[0043] Even when remnant voltages are below a small threshold, they may have a serious effect on image switching if they still persist when the next image update occurs. For example, suppose that during an image update of an electrophoretic display a +/-15 V drive voltage is applied to move the electrophoretic particles. If a +1 V remnant voltage persists from a prior update, the drive voltage would effectively be shifted from +15 V/-15 V to +16 V/-14 V. As a result, the pixel would be biased toward the dark or white state, depending on whether it has a positive or negative remnant voltage. Furthermore, this effect varies with elapsed time due to the decay rate of the remnant voltage. The electro-optic material in a pixel switched to white using a 15 V, 300 ms drive pulse immediately after a previous image update may actually experience a waveform closer to 16 V for 300 ms, whereas the material in a pixel switched to white one minute later using the exact same drive pulse (15 V, 300 ms) may actually experience a waveform closer to 15.2 V for 300 ms. Consequently the pixels may show noticeably different shades of white.

[0044] If the remnant voltage field has been created across multiple pixels by a prior image (say a dark line on a white background) then the remnant voltages may also be arrayed across the display in a similar pattern. In practical terms then, the most noticeable effect of remnant voltage on display performance may be ghosting. This problem is in addition to the problem previously noted, namely that DC imbalance (e.g. 16 V/14 V instead of 15 V/15 V) may be a cause of slow lifetime degradation of the electro-optic medium.

[0045] If a remnant voltage decays slowly and is nearly constant, then its effect in shifting the waveform does not vary from image update to update and may actually create less ghosting than a remnant voltage that decays quickly. Thus the ghosting experienced by updating one pixel after 10 minutes and another pixel after 11 minutes is much less than the ghosting experienced by updating one pixel immediately and another pixel after 1 minute. Conversely, a remnant voltage that decays so quickly that it approaches zero before the next update occurs may in practice cause no detectable ghosting.

[0046] As will be evident from the discussion above, some effects of remnant voltage may be reduced by minimizing the remnant impulse, which may be accomplished by reducing the peak remnant voltage or by increasing the decay rate. In theory, it might be predicted that if it were possible to measure remnant voltage instantaneously and perfectly after the completion of a drive pulse, the peak remnant voltage would be nearly equal in magnitude but opposite in sign to the voltage of the drive pulse. In practice, a good deal of the remnant voltage appears to decay so quickly (e.g. less than 20 ms) that the "peak" remnant voltage measured experimentally is much smaller. Thus, the "peak" remnant voltage

may be reduced in practice by either (1) operating the display at a lower voltage or (2) increasing the very fast decay that occurs within the initial milliseconds after an image update and which results in very low remnant impulse. In essence, other than operating at a lower voltage, one main way to reduce remnant impulse is to increase decay rates.

[0047] There are multiple potential sources of remnant voltage. It is believed (although some embodiments are in no way limited by this belief), that a primary cause of remnant voltage is ionic polarization within the materials of the various layers forming the display.

[0048] Such polarization occurs in various ways. In a first (for convenience, denoted "Type I") polarization, an ionic double layer is created across or adjacent a material interface. For example, a positive potential at an indium-tin-oxide ("ITO") electrode may produce a corresponding polarized layer of negative ions in an adjacent laminating adhesive. The decay rate of such a polarization layer is associated with the recombination of separated ions in the lamination adhesive layer. The geometry of such a polarization layer is determined by the shape of the interface, but may be planar in nature.

[0049] In a second ("Type II") type of polarization, nodules, crystals or other kinds of material heterogeneity within a single material can result in regions in which ions can move or less quickly than the surrounding material. The differing rate of ionic migration can result in differing degrees of charge polarization within the bulk of the medium, and polarization may thus occur within a single display component. Such a polarization may be substantially localized in nature or dispersed throughout the layer.

[0050] In a third ("Type III") type of polarization, polarization may occur at any interface that represents a barrier to charge transport of any particular type of ion. One example of such an interface in a microcavity electrophoretic display is the boundary between the electrophoretic suspension including the suspending medium and particles (the "internal phase") and the surrounding medium including walls, adhesives and binders (the "external phase"). In many electrophoretic displays, the internal phase is a hydrophobic liquid whereas the external phase is a polymer, such as gelatin. Ions that are present in the internal phase may be insoluble and non-diffusible in the external phase and vice versa. On the application of an electric field perpendicular to such an interface, polarization layers of opposite sign will accumulate on either side of the interface. When the applied electric field is removed, the resulting non-equilibrium charge distribution will result in a measurable remnant voltage potential that decays with a relaxation time determined by the mobility of the ions in the two phases on either side of the interface.

[0051] Polarization may occur during a drive pulse. Each image update is an event that may affect remnant voltage. A positive waveform voltage can create a remnant voltage across an electro-optic medium that is of the same or opposite polarity (or nearly zero) depending on the specific electro-optic display.

[0052] It will be evident from the foregoing discussion that polarization may occur at multiple locations within the electrophoretic or other electro-optic display, each location having its own characteristic spectrum of decay times, principally at interfaces and at material heterogeneities. Depending on the placement of the sources of these voltages (in other words, the polarized charge distribution) relative to the electro-active component (for example, the electrophoretic suspension), and the degree of electrical coupling between each kind of charge distribution and the motion of the particles through the suspension, or other electro-optic activity, various kinds of polarization will produce more or less deleterious effects. Since an electrophoretic display operates by motion of charged particles, which inherently causes a polarization of the electro-optic layer, in a sense a preferred electrophoretic display is not one in which no remnant voltages are always present in the display, but rather one in which the remnant voltages do not cause objectionable electro-optic behavior. Ideally, the remnant impulse will be minimized and the remnant voltage will decrease below 1 V, and preferably below 0.2 V, within 1 second, and preferably within 50 ms, so that that by introducing a minimal pause between image updates, the electrophoretic display may effect all transitions between optical states without concern for remnant voltage effects. For electrophoretic displays operating at video rates or at voltages below +/-15 V these ideal values should be correspondingly reduced. Similar considerations apply to other types of electro-optic display.

[0053] To summarize, remnant voltage as a phenomenon is at least substantially a result of ionic polarization occurring within the display material components, either at interfaces or within the materials themselves. Such polarizations are especially problematic when they persist on a meso time scale of roughly 50 ms to about an hour or longer. Remnant voltage can present itself as image ghosting or visual artifacts in a variety of ways, with a degree of severity that can vary with the elapsed times between image updates. Remnant voltage can also create a DC imbalance and reduce ultimate display lifetime. The effects of remnant voltage therefore may be deleterious to the quality of the electrophoretic or other electro-optic device and it is desirable to minimize both the remnant voltage itself, and the sensitivity of the optical states of the device to the influence of the remnant voltage.

The term L star may be used herein, and may be represented by “L*”. L* has the usual CIE definition: $L^* = 116(R/R_0)^{1/3} - 16$, where R is the reflectance and R0 is a standard reflectance value).

[0054] The inventors have recognized and appreciated that the rate of decay of a remnant voltage of an electro-optic display may become low as the remnant voltage approaches a threshold value (e.g., a threshold value of approximately 200 mV). For example, even after the electro-optic display is at rest for a long period of time (e.g., 15 hours or more), a remnant voltage of the electro-optic display may remain at or near the threshold value. The inventors have also recognized and appreciated that even low remnant voltages (e.g., remnant voltages of approximately 200 mV or less) can give rise to artifacts in electro-optic displays, including, without limitation, shift in the optical state associated with an addressing pulse, drift in the optical state of the display over time, and/or ghosting.

[0055] A “shift” in the optical state associated with an addressing pulse refers to a situation in which a first application of a particular addressing pulse to an electro-optic display results in a first optical state (e.g., a first gray tone), and a subsequent application of the same addressing pulse to the electro-optic display results in a second optical state (e.g., a second gray tone). Remnant voltages may give rise to shifts in optical state because the voltage applied to a pixel of the electro-optic display during application of an addressing pulse includes the sum of the remnant voltage and the voltage of the addressing pulse.

[0056] A “drift” in the optical state of a display over time refers to a situation in which the optical state of an electro-optic display changes while the display is at rest (e.g., during a period in which an addressing pulse is not applied to the display). Remnant voltages may give rise to drifts in optical state because the optical state of a pixel may depend on the pixel’s remnant voltage, and a pixel’s remnant voltage may decay over time.

[0057] As discussed above, “ghosting” refers to a situation in which, after the electro-optic display has been rewritten, traces of the previous image(s) are still visible. Remnant voltages may give rise to “edge ghosting,” a type of ghosting in which an outline (edge) of a portion of a previous image remains visible.

[0058] Thus, discharging a remnant voltage of an electro-optic display may improve the quality of the displayed image, even in circumstances where the remnant voltage is already low. The inventors have recognized and appreciated that conventional techniques for discharging a remnant voltage of an electro-optic display may not fully discharge the remnant voltage. That is, conventional techniques of discharging the remnant voltage may result in

the electro-optic display retaining at least a low remnant voltage. Thus, techniques for more fully discharging remnant voltages from electro-optic displays are needed.

[0059] A remnant voltage of a pixel of an electro-optic display may be discharged by activating the pixel's transistor and setting the voltages of the front and rear electrodes of the pixel to approximately a same value. The pixel may discharge the remnant voltage for a specified period of time, and/or until the amount of remnant voltage remaining in the pixel is less than a threshold amount. In some embodiments, the remnant voltages of two or more pixels in two or more rows of an active matrix of pixels of an electro-optic display may be simultaneously discharged, as opposed to simultaneously discharging only the remnant voltages of two or more pixels in the same row. That is, two or more pixels in different rows of the active matrix may simultaneously be in a same state, characterized by (1) the transistor of each of the two or more pixels being active, and (2) the voltages applied to the front and rear electrodes of each of the two or more pixels being approximately equal. When the two or more pixels are in this same state at the same time, the pixels may simultaneously discharge their remnant voltages. The period during which a pixel is in this state may be referred to as a "remnant voltage discharge period." In some embodiments, the remnant voltages of all pixels in two or more rows (e.g., all pixels in all rows) of an active matrix of pixels may be simultaneously discharged, as opposed to simultaneously discharging only the remnant voltages of two or more pixels in the same row.

[0060] In some embodiments, discharging the remnant voltages of all pixels in an active matrix display module at the same time may be achieved by "turning-off" the scanning mode of the active matrix and "turning on" the non-scanning mode. Active-matrix displays typically have circuitry to control voltages of gate lines and circuitry to control source lines that scan through the gate lines and source lines to display an image. These two circuits are commonly contained within "select or gate driver" and "source driver" integrated circuits, respectively. Select and source drivers may be separate chips mounted on a display module, may be integrated into single chips holding circuitry for driving both gate and source lines, and even may be integrated with the display controller.

[0061] A preferred embodiment for dissipating remnant voltage brings all pixel transistors into conduction for an extended time. For example, all pixel transistors may be brought into conduction by bringing gate line voltage relative to the source line voltages to values that bring pixel transistors to a state where they are relatively conductive compared to the non-conductive state used to isolate pixels from source lines as part of normal active-matrix drive. For *n*-type thin film pixel transistors, this may be achieved by bringing gate

lines to values substantially higher than source line voltage values. For *p*-type thin film pixel transistors, this may be achieved by bringing gate lines to values substantially lower than source line voltage values. In an alternative embodiment, all pixel transistors may be brought into conduction by bringing gate line voltages to zero and source line voltages to a negative (or, for *p*-type transistors, a positive) voltage.

[0062] In some embodiments, a specially designed circuitry may provide for addressing all pixels at the same time. In a standard active-matrix operation, select line control circuitry typically does not bring all gate lines to values that achieve the above-mentioned conduction state for all pixel transistors. A convenient way to achieve this condition is afforded by select line driver chips that have an input control line that allows an external signal to impose a condition where all select line outputs receive a voltage supplied to the select driver chosen to bring pixel transistors into conduction. By applying the appropriate voltage value to this special input control line, all transistors may be brought into conduction. By way of example, for displays that have *n*-type pixel transistors, some select drivers have a “Xon” control line input. By choosing a voltage value to input to the Xon pin input to the select drivers, the “gate high” voltage is routed to all the select lines.

[0063] The various aspects described above, as well as further aspects, will now be described in detail below. It should be appreciated that these aspects may be used alone, all together, or in any combination of two or more, to the extent that they are not mutually exclusive.

[0064] FIG. 1 shows a schematic of a pixel 100 of an electro-optic display, according to some embodiments. Pixel 100 may include an imaging film 110. In some embodiments, imaging film 110 may be bistable. In some embodiments, imaging film 110 may include, without limitation, an encapsulated electrophoretic imaging film, which may include, for example, charged pigment particles.

[0065] Imaging film 110 may be disposed between a front electrode 102 and a rear electrode 104. Front electrode 102 may be formed between the imaging film and the front of the display. In some embodiments, front electrode 102 may be transparent. In some embodiments, front electrode 102 may be formed of any suitable transparent material, including, without limitation, indium tin oxide (ITO). Rear electrode 104 may be formed opposite a front electrode 102. In some embodiments, a parasitic capacitance (not shown) may be formed between front electrode 102 and rear electrode 104.

[0066] Pixel 100 may be one of a plurality of pixels. The plurality of pixels may be arranged in a two-dimensional array of rows and columns to form a matrix, such that any

specific pixel is uniquely defined by the intersection of one specified row and one specified column. In some embodiments, the matrix of pixels may be an “active matrix,” in which each pixel is associated with at least one non-linear circuit element 120. The non-linear circuit element 120 may be coupled between back-plate electrode 104 and an addressing electrode 108. In some embodiments non-linear element 120 may include a diode and/or a transistor, including, without limitation, a MOSFET. The drain (or source) of the MOSFET may be coupled to back-plate electrode 104, the source (or drain) of the MOSFET may be coupled to addressing electrode 108, and the gate of the MOSFET may be coupled to a driver electrode 106 configured to control the activation and deactivation of the MOSFET. (For simplicity, the terminal of the MOSFET coupled to back-plate electrode 104 will be referred to as the MOSFET’s drain, and the terminal of the MOSFET coupled to addressing electrode 108 will be referred to as the MOSFET’s source. However, one of ordinary skill in the art will recognize that, in some embodiments, the source and drain of the MOSFET may be interchanged.)

[0067] In some embodiments of the active matrix, the addressing electrodes 108 of all the pixels in each column may be connected to a same column electrode, and the driver electrodes 106 of all the pixels in each row may be connected to a same row electrode. The row electrodes may be connected to a row driver, which may select one or more rows of pixels by applying to the selected row electrodes a voltage sufficient to activate the non-linear elements 120 of all the pixels 100 in the selected row(s). The column electrodes may be connected to column drivers, which may place upon the addressing electrode 106 of a selected (activated) pixel a voltage suitable for driving the pixel into a desired optical state. The voltage applied to an addressing electrode 108 may be relative to the voltage applied to the pixel’s front-plate electrode 102 (e.g., a voltage of approximately zero volts). In some embodiments, the front-plate electrodes 102 of all the pixels in the active matrix may be coupled to a common electrode.

[0068] In some embodiments, the pixels 100 of the active matrix may be written in a row-by-row manner. For example, a row of pixels may be selected by the row driver, and the voltages corresponding to the desired optical states for the row of pixels may be applied to the pixels by the column drivers. After a pre-selected interval known as the “line address time,” the selected row may be deselected, another row may be selected, and the voltages on the column drivers may be changed so that another line of the display is written.

[0069] FIG. 2 shows an electrical model of an electro-optic imaging layer 110 disposed between a front electrode 102 and a rear electrode 104, according to some

embodiments. Resistance 202 and capacitance 204 may represent the resistance and capacitance of the electro-optic imaging layer 110, the front electrode 102 and the rear electrode 104, including any adhesive layers. Resistance 212 and capacitance 214 may represent the resistance and capacitance of a lamination adhesive layer. Capacitance 216 may represent a capacitance that may form between the front electrode 102 and the back electrode 104, for example, interfacial contact areas between layers, such as the interface between the imaging layer and the lamination adhesive layer and/or between the lamination adhesive layer and the backplane electrode. A voltage V_i across a pixel's imaging film 110 may include the pixel's remnant voltage.

[0070] The discharge of the remnant voltage of a pixel may be initiated and/or controlled by applying any suitable set of signals to a pixel, including, without limitation, a set of signals as illustrated in FIG. 3 or a set of signals as illustrated in FIG. 4.

[0071] FIG. 3 shows a remnant voltage discharge pulse 350, according to some embodiments. As shown in the example of FIG. 3, the remnant voltage discharge pulse 350 may be preceded by an addressing pulse 320 (which may include a 'hold' frame 330) and a 'floating dwell' period 340. In the example of FIG. 3, voltage 302 is a gate voltage (e.g., the voltage applied to the gate of the pixel transistor), voltage 304 represents a reference voltage (e.g., zero volts), voltage 306 (commonly referred to as V_{com}) is a voltage applied to a front electrode 102, voltage 308 is a source voltage, and voltage 310 is the voltage experienced by the electro-optic layer.

[0072] As discussed above, the rate of decay of the remnant voltage may be slower as the remnant voltage approaches a threshold value. The threshold value may vary from display to display and may depend on the type of display, the materials in the display, the use of the display and the desired performance of the display, etc. For example, a threshold value for an electrophoretic display of FIG. 3 may be less than 1V, between approximately 500 mV and approximately 1V, between approximately 300 mV and 500 mV, and/or between approximately 200 mV and 300 mV. Whereas, a remnant voltage threshold value for a different electro-optic display may be greater than 1V or less than 200 mV.

[0073] The remnant voltage discharge pulse 350 is characterized by the voltages 306 and 308 being set to approximately the same voltage 304, and the gate voltage 302 being set to a value suitable for activating the pixel's non-linear circuit element 120 (e.g., a value suitable for activating a pixel transistor). In some embodiments, the value sufficient to activate the pixel transistor may be approximately 300 mV or greater, approximately 400 mV or greater, approximately 450 mV or greater, approximately 700 mV or greater,

approximately 1 V or greater, approximately 1.5 V or greater, and/or any other value greater than or equal to the pixel transistor's threshold voltage.

[0074] The period during which the remnant voltage discharge pulse 350 is applied may be referred to as the "remnant voltage discharge pulse", "discharge period", "update post drive discharge", or "uPPD". During the discharge period, pixel 100 may discharge charge carriers from imaging film 110, reducing remnant voltage. The duration of discharge period 350 may be specified by a user, determined automatically based on the remaining level of remnant voltage, and/or determined using any other suitable technique. In some embodiments, the duration of the discharge period 350 may be specified (by the user and/or automatically) such that the level of remnant voltage at the end of the discharge period is less than or equal to a threshold (e.g., 1V, 500 mV, 250 mV, 100 mV, 50 mV, 25 mV, or 0 mV, depending on the display and desired optical performance).

[0075] During 'floating dwell' period 340, pixel 100 may be placed in an electrically-floating state. The pixel may be placed in the electrically-floating state using any suitable technique, including, without limitation, setting the voltage 302 (e.g., the voltage applied to the gate of the pixel transistor) to a value suitable for de-activating the pixel transistor (e.g., a value lower than the pixel transistor's threshold voltage), and placing the pixel's front electrode in a high-impedance state. During the 'floating dwell' period, the remnant voltage may decay. In some embodiments, the remnant voltage may decay to a threshold voltage during the 'floating dwell' period.

[0076] FIG. 4 shows a remnant voltage discharge pulse 450, according to some embodiments. As shown in the example of FIG. 4, the remnant voltage discharge pulse 450 may be preceded by an addressing pulse 420 (which may include a 'hold' frame 430), without any intervening 'floating dwell' period between the addressing pulse and the discharge pulse. In the example of FIG. 4, voltage 402 is the gate voltage, voltage 404 represents a reference voltage (e.g., logic ground for controller), voltage 406 (commonly referred to as Vcom) is a voltage applied to a front electrode 102, voltage 408 is a source voltage, and voltage 410 is the voltage experienced by the electro-optic layer.

[0077] The remnant voltage discharge pulse 450 is characterized by the voltages 406 and 408 being set to approximately the same voltage 404 (i.e., ground), and the voltage 402 (e.g., the voltage applied to the gate of the pixel transistor) being set to a value suitable for activating the pixel's non-linear circuit element 120 (e.g., a value suitable for activating a pixel transistor). In some embodiments, the value sufficient to activate the pixel transistor may be approximately 300 mV or greater, approximately 400 mV or greater, approximately

450 mV or greater, approximately 700 mV or greater, approximately 1 V or greater, approximately 1.5 V or greater, and/or any other value greater than or equal to the pixel transistor's threshold voltage.

[0078] During the discharge period 450, pixel 100 may discharge charge carriers from imaging film 110, reducing remnant voltage. The duration of discharge period 450 may be specified by a user, determined automatically based on the level of remnant voltage (e.g., the level of remnant voltage at the beginning of the discharge period, or the level of remnant voltage measured during the discharge period), and/or determined using any other suitable technique. In some embodiments, the duration of the discharge period 450 may be specified (by the user and/or automatically) such that the level of remnant voltage at the end of the discharge period is less than or equal to a threshold.

[0079] In some embodiments, a method of discharging remnant voltage from an electro-optic display may include placing one or more pixels in a remnant voltage discharge state, characterized by (1) the pixel transistor of each of the one or more pixels being active, and (2) the voltages applied to the front and rear electrodes of each of the one or more pixels being approximately equal. In response to being placed in the remnant voltage discharge state, a pixel may discharge at least a portion of its remnant voltage. In some embodiments, the one or more pixels may include two or more pixels, and the two or more pixels may simultaneously discharge at least portions of their respective remnant voltages. In some embodiments, the two or more pixels may include two or more pixels in different rows of an active matrix. In some embodiments, the two or more pixels may include all or substantially all pixels of the active matrix.

[0080] FIG. 5A depicts applied voltages over time diagram showing one method to enable non-scanning functionality in an active matrix display for the driver circuit of FIG. 5B, which shows two transistors of an active matrix display having n-type transistors and a specialized driver that enables applying positive voltage to the low level gate lines. FIG. 5A depicts applied voltages over time where a remnant voltage discharge pulse 504 is run at the end of an optical update 502 to drain residual charge. The four voltages shown are high level gate line voltage ("VDDH") 506, low level gate line voltage ("VEE") 508, front electrode voltage ("VCOM") 510 and source drive output enable voltage ("SDOE") 512. SDOE is a source drive output enable flag. When the SDOE is high, the source driver will select a VPOS and VNEG voltage depending on the waveform data to be applied to the source line (108). When the SDOE is low, the source line (108) will be grounded. Each voltage has a separate zero voltage axis which is depicted as a solid gray line. Voltages above the solid gray line

indicate positive voltages while voltages below the solid gray line indicate negative voltages. The method of discharging remnant voltage shown in FIG. 5A may be accomplished by applying a positive voltage value $+v$ V 514 to the low gate voltage (“VEE”) 508, which will engage all transistors’ gates at the same time, and bringing the front plane electrode (“VCOM”) 510 and the source line to ground.

[0081] FIG. 5B shows the configuration of the electrical connection of two transistors of an active matrix electro-optic display having n-type transistors and a specialized driver that enables applying positive voltage to the low level gate lines. The electro-optic film 522 connections shown include low level gate line voltage (“VEE”) 524, source line voltage (“Vs”) 526, drain line voltage (“Vd”) 528 and front electrode voltage (“VCOM”) 520. Non-scanning functionality is enabled by applying a positive voltage value to the low gate voltage (“VEE”) 524 and by bringing both the front plane electrode (“VCOM”) 520 and the source line to ground (by having the SDOE low).

[0082] FIG. 6A shows another method to enable non-scanning functionality in an active matrix display having n-type transistors. FIG. 6A is a graphical depiction of applied voltages over time where a remnant voltage discharge pulse 604 is run at the end of an optical update 602 to drain residual charge. The six voltages shown are high level gate line voltage (“VDDH”) 606, low level gate line voltage (“VEE”) 608, front electrode voltage (“VCOM”) 610, source drive output enable voltage (“SDOE”) 612, positive voltage (“VPOS”) 614 and negative voltage (“VNEG”) 616. VPOS and VNEG voltages are the voltages that may be supplied to the source driver and applied to the source line 108 depending on waveform data when the SDOE is high. A negative waveform data will apply the VNEG voltage rail and a positive waveform data will apply the VPOS voltage rail. As shown in FIG. 6A, by setting SDOE high and the waveform data to negative during the remnant voltage discharge pulse 604, VNEG, having a $-v$ V value 618, will be applied to the source line.

[0083] In FIG. 6A, each voltage has a separate zero voltage axis which is depicted as a solid gray line. Voltages above the solid gray line indicate positive voltages while voltages below the solid gray line indicate negative voltages. The method of discharging remnant voltage shown in FIG. 6A may be accomplished by applying a sufficient negative voltage value ($-v$ V) 618 to the front electrode voltage (“VCOM”) and approximately the same negative voltage 620 to the source line, and by grounding the gate voltage 606, 608 to create a positive voltage from gate to the source and drain line. For the n-type transistor, a positive gate-to-source voltage allows electrons to flow easily, hence turning on all the transistors. For

the p-type transistor, a negative gate-to-source voltage allows electrons to flow easily, hence turning on all the transistors.

[0084] FIG. 6B shows the configuration of the electrical connection of two transistors of an active matrix electro-optic display having n-type transistors and a specialized driver that enables applying positive voltage from the gate to the source and drain lines. The electro-optic film 632 connections shown include a gate line voltage (“Vg”) 634, a source line voltage (“Vs”) 636, a drain line voltage (“Vd”) 638 and front electrode voltage (“VCOM”) 630. Non-scanning functionality is enabled by applying a zero voltage value to the gate voltage (“Vg”) 634 and by bringing the voltages of both the front plane electrode (“VCOM”) 630 and the source line (“Vs”) 636 to a sufficient negative value ($-v$ V).

[0085] FIG. 7A plots measured remnant voltage values against the number of repeats of 1 minute draining of residual charge at four different applied voltages for a particular electro-optic display configuration. At applied voltage values of 3 volts 702 and 5 volts 704, the measured remnant voltage remains between approximately 0.05 volts and 0.1 volts even after draining over 40 times. At applied gate voltage values of 10 volts 706 and 15 volts 708, the measured remnant voltage drops to less than 0.05 volts after draining approximately 15 times.

[0086] FIG. 7B is a graphical depiction of measured remnant voltage after 40 repeats of 1 minute draining of remnant charge against high level gate line voltage (“VDDH”) values. In these experiments, the remnant voltage drops to lower values, approximately 10 millivolts (0.010 V), only when the applied VDDH voltage is greater than 7 volts.

[0087] Discharging a pixel’s remnant voltage causes a current to flow through the pixel’s imaging film 110, which may alter the pixel’s optical state. The term “optical kickback” is used herein to describe a change in a pixel’s optical state which occurs at least partially in response to the discharge of the pixel’s remnant voltage.

[0088] The frequency and/or severity of optical kickback may be reduced as the rate at which the remnant voltage is discharged decreases. In some embodiments, the rate at which a pixel’s remnant voltage is discharged may be determined, at least in part, by the gate-source voltage applied to the pixel’s pixel transistor. When the gate-source voltage of the pixel transistor is higher (i.e., at least twice the magnitude necessary to discharge or more) during a remnant voltage discharge period, the pixel transistor’s on-resistance may be relatively low, leading to relatively rapid discharge of the remnant voltage. By contrast, when the gate-source voltage of the pixel transistor is low during a remnant voltage discharge

period, the pixel transistor's on-resistance may be relatively high, leading to relatively slow discharge of the remnant voltage. In some embodiments, the gate-source voltage of the pixel transistor during a remnant voltage discharge pulse may be set to a value between the pixel transistor's threshold voltage (e.g., approximately 300 mV – 1.5 V) and the pixel transistor's punch-through voltage (e.g., approximately 20 V), depending on the desired rate of discharge of the remnant voltage.

[0089] The amount of remnant voltage discharged by a pixel during a remnant voltage discharge pulse may depend, at least in part, on the rate at which the pixel discharges the remnant voltage, and on the duration of the remnant voltage discharge pulse. In some embodiments, the duration of the period during which a remnant voltage discharge pulse is applied may be at least 50 ms, at least 100 ms, at least 200 ms, at least 300 ms, or any other suitable duration. Preferably, the remnant voltage discharge period is approximately 1 sec. Optimally, the discharge period is between about 0.5 sec and about 3 secs, however, if time permits, the discharge period may be 5 secs or longer. In some embodiments, the gate-source voltage of the pixel transistor during a remnant voltage discharge period (which influences the rate at which the remnant voltage discharges) and the duration of the remnant voltage discharge period may be determined such that a specified amount of remnant voltage is discharged during the remnant voltage discharge pulse, such that substantially all the remnant voltage is discharged during the remnant voltage discharge pulse, such that the remnant voltage is discharged to a specified threshold during the remnant voltage discharge pulse, or determined in any other suitable way.

[0090] Remnant voltage discharge pulses may be applied to one or more pixels in response to any suitable event and/or at any suitable time. In some embodiments, a remnant voltage discharge pulse may be applied to a pixel after a first value is written to the pixel (e.g., after a first addressing pulse is applied to the pixel), and before a successive value is written to the pixel. In some embodiments, a remnant voltage discharge pulse may be applied to a pixel after the pixel has been updated a specified number of times. In some embodiments, a remnant voltage discharge pulse may be applied to all pixels after a value is written to any pixel in an active matrix of pixels or sometime after a value is written to any pixel in an active matrix of pixels, and before a successive update of any pixel in the active matrix. In some embodiments, a remnant voltage discharge pulse may be applied to all pixels after the display has been updated a specified number of times or after some extensive usage. In some embodiments, a remnant voltage discharge pulse may be applied to all pixels at the beginning of an active update or sometime before the start of an active update. In some

embodiments, a remnant voltage discharge pulse may be applied at any time to put the display in its original electrical state, such as, to reset the performance of the display. A remnant voltage discharge pulse may be interrupted and restarted at a later time. In some embodiments, the frequency and/or severity of optical kickback may be reduced as the frequency with which the remnant voltage is discharged decreases. In some embodiments, a remnant voltage discharge pulse may be incorporated into the active update to allow for short discharging time and maintain a relatively small amount of residual charge buildup. When incorporated into the active update, a remnant voltage discharge pulse may not be interrupted. For example, in a special type of waveform that requires resetting, the remnant voltage discharge process would form the first part of the active update to discharge the remnant voltage and the optical waveform would form the second part of the active update to change the image being displayed.

[0091] In some embodiments, during a period in which the remnant voltage is discharged from one or more pixels of an active matrix, the optical state of any of the one or more pixels may change by less than a threshold amount (e.g., less than $10 L^*$, less than $5 L^*$, less than $3 L^*$, less than $2 L^*$, less than $1 L^*$, or less than $0.5 L^*$).

[0092] In a segmented electro-optic display, the remnant voltage may be discharged by applying approximately the same voltage to a front electrode and a rear electrode for set amount of time or until a defined remnant voltage value is achieved.

[0093] It should be understood that the various embodiments shown in the Figures are illustrative representations, and are not necessarily drawn to scale. Reference throughout the specification to "one embodiment" or "an embodiment" or "some embodiments" means that a particular feature, structure, material, or characteristic described in connection with the embodiment(s) is included in at least one embodiment, but not necessarily in all embodiments. Consequently, appearances of the phrases "in one embodiment," "in an embodiment," or "in some embodiments" in various places throughout the Specification are not necessarily referring to the same embodiment.

[0094] Unless the context clearly requires otherwise, throughout the disclosure, the words "comprise," "comprising," and the like are to be construed in an inclusive sense as opposed to an exclusive or exhaustive sense; that is to say, in a sense of "including, but not limited to." Additionally, the words "herein," "hereunder," "above," "below," and words of similar import refer to this application as a whole and not to any particular portions of this application. When the word "or" is used in reference to a list of two or more items, that word

covers all of the following interpretations of the word: any of the items in the list; all of the items in the list; and any combination of the items in the list.

[0095] Having thus described several aspects of at least one embodiment of the technology, it is to be appreciated that various alterations, modifications, and improvements will readily occur to those skilled in the art. Such alterations, modifications, and improvements are intended to be within the spirit and scope of the technology. Accordingly, the foregoing description and drawings provide non-limiting examples only.

CLAIMS

1. A method of reducing remnant voltage of an active matrix electro-optic display having a plurality of pixels, the method comprising:
 - Setting the driver to engage a plurality of pixel transistors in multiple rows concurrently;
 - Applying to a front electrode and to a rear electrode approximately the same voltage; and
 - Applying to a gate voltage a voltage sufficient to activate the plurality of pixel transistors.
2. A method according to claim 1, further comprising n-type pixel transistors, wherein the gate voltage is about 300 mV or greater.
3. A method according to claim 1, further comprising n-type pixel transistors, wherein the gate voltage is about 450 mV or greater.
4. A method according to claim 1, further comprising n-type pixel transistors, wherein the gate voltage is about 700 mV or greater.
5. A method according to claim 1, further comprising n-type pixel transistors, wherein the gate voltage is about 1 V or greater.
6. A method according to claim 1, further comprising n-type pixel transistors, wherein the gate voltage is about 2 V or greater.
7. A method according to claim 1, further comprising n-type pixel transistors, wherein the gate voltage is between about 2 V and about 8 V.
8. A method according to claim 1, further comprising n-type pixel transistors, wherein the gate voltage is between about 1 V and about 25 V.
9. A method according to claim 1, further comprising n-type pixel transistors, wherein the gate voltage is equal to or greater than the pixel transistor's activation voltage.
10. A method according to claim 1, further comprising p-type pixel transistors, wherein the gate voltage is about -300 mV or less.
11. A method according to claim 1, further comprising p-type pixel transistors, wherein the gate voltage is about -450 mV or less.
12. A method according to claim 1, further comprising p-type pixel transistors, wherein the gate voltage is about -700 mV or less.
13. A method according to claim 1, further comprising p-type pixel transistors, wherein the gate voltage is about -1 V or less.

14. A method according to claim 1, further comprising p-type pixel transistors, wherein the gate voltage is about -2 V or less.
15. A method according to claim 1, further comprising p-type pixel transistors, wherein the gate voltage is between about -2 V and about -8 V.
16. A method according to claim 1, further comprising p-type pixel transistors, wherein the gate voltage is between about -1 V and about -25 V.
17. A method according to claim 1, further comprising p-type pixel transistors, wherein the gate voltage is equal to or less than the pixel transistor's activation voltage.
18. A method according to claim 1, wherein the voltages are applied for a set duration.
19. A method according to claim 18, wherein the voltages are applied for about 50 ms to about 300 ms.
20. A method according to claim 18, wherein the voltages are applied for about 300 ms to about 500 ms.
21. A method according to claim 18, wherein the voltages are applied for about 500 ms to about 1 sec.
22. A method according to claim 18, wherein the voltages are applied for about 500 ms to about 3 secs.
23. A method according to claim 18, wherein the voltages are applied for about 3 secs or longer.
24. A method according to claim 1, wherein the voltages are applied until a set remnant voltage value is achieved.
25. A method according to claim 24, wherein the voltages are applied until the remnant voltage value is equal to or less than 1V.
26. A method according to claim 24, wherein the voltages are applied until the remnant voltage value is equal to or less than about 500 mV.
27. A method according to claim 24, wherein the voltages are applied until the remnant voltage value is equal to or less than about 300 mV.
28. A method according to claim 24, wherein the voltages are applied until the remnant voltage value is equal to or less than about 100 mV.
29. A method according to claim 24, wherein the voltages are applied until the remnant voltage value is about 0 mV.
30. A method according to claim 1, wherein substantially all of the pixel transistors are activated concurrently.

31. A method according to claim 1, wherein the voltage applied to the front and rear electrodes is greater than or less than 0V.
32. A method according to claim 1, wherein the electro-optic display is an electrophoretic display.
33. A method according to claim 1, further comprising:
A floating dwell period, wherein the gate voltage is set to a value to deactivate the pixel transistor for set duration or until a set remnant voltage value is achieved.
34. A method of reducing remnant voltage of an active matrix electro-optic display having a plurality of n-type pixel transistors and a controller capable of applying voltages to a low level gate line, a high level gate line, a front electrode, and a source line, the method comprising:
Applying to the low level gate line a positive voltage;
Grounding the source line; and
Grounding the front electrode.
35. A method according to claim 34, wherein the electro-optic display is an electrophoretic display.
36. A method of reducing remnant voltage of an active matrix electro-optic display having a plurality of p-type pixel transistors and a controller capable of applying voltages to a low level gate line, a high level gate line, a front electrode, and a source line, the method comprising:
Applying to the low level gate line a negative voltage;
Grounding the source line; and
Grounding the front electrode.
37. A method according to claim 36, wherein the electro-optic display is an electrophoretic display.
38. A method of reducing remnant voltage of an active matrix electro-optic display having a plurality of n-type pixel transistors and a controller capable of applying voltages to a low level gate line, a high level gate line, a front electrode, a positive source line, and a negative source line, the method comprising:
Applying to the front electrode a negative voltage;
Applying to the source line approximately the same negative voltage as the front electrode; and
Grounding the low level and the high level gate lines.

39. A method according to claim 38, wherein the electro-optic display is an electrophoretic display.

40. A method of reducing remnant voltage of an active matrix electro-optic display having a plurality of p-type pixel transistors and a controller capable of applying voltages to a low level gate line, a high level gate line, a front electrode, a positive source line, and a negative source line, the method comprising:

Applying to the front electrode a positive voltage;

Applying to the source line approximately the same positive voltage as the front electrode; and

Grounding the low level gate line or the high level gate line.

41. A method according to claim 40, wherein the electro-optic display is an electrophoretic display.

42. A method of reducing remnant voltage of a segmented electro-optic display having a plurality of pixels, the method comprising:

Applying approximately the same voltage to a front electrode and a rear electrode.

43. A method according to claim 42, wherein the electro-optic display is an electrophoretic display.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 6A




FIG. 6B




FIG. 7A




FIG. 7B

A. CLASSIFICATION OF SUBJECT MATTER**G09G 3/34(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G09G 3/34; G09G 5/02; G02F 1/167; G09G 3/36; G02F 1/1343; G09G 3/20; G09G 3/30; G02F 1/1362

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: electrophoretic, remnant voltage, same voltage, gate voltage, electrode

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	KR 10-2008-0113998 A (LG DISPLAY CO., LTD.) 31 December 2008 See paragraphs [0031], [0044], [0056], [0097]; claims 1-6; and figures 1, 4-6.	1-43
Y	US 2015-0029431 A1 (SEMICONDUCTOR ENERGY LABORATORY CO., LTD.) 29 January 2015 See paragraphs [0061], [0085]; claims 2, 6-12; and figures 1A-2B, 10A-10B.	1-43
Y	US 2003-0137521 A1 (ROBERT W. ZEHNER et al.) 24 July 2003 See paragraphs [0205]-[0211]; claim 30; and figures 1-2.	18-29, 32-33, 35, 37, 39, 41, 43
A	JP 2004-163596 A (SEIKO EPSON CORP.) 10 June 2004 See paragraphs [0017]-[0032]; claims 3-5; and figures 3-5.	1-43
A	JP 2008-164843 A (TOSHIBA MATSUSHITA DISPLAY TECHNOLOGY CO., LTD.) 17 July 2008 See paragraphs [0013]-[0020]; claims 1-4; and figures 1-4.	1-43

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

24 May 2016 (24.05.2016)

Date of mailing of the international search report

24 May 2016 (24.05.2016)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

CHIN, Sang Bum

Telephone No. +82-42-481-8398



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/016286

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
KR 10-2008-0113998 A	31/12/2008	None	
US 2015-0029431 A1	29/01/2015	CN 104345505 A JP 2015-043076 A KR 10-2015-0013025 A TW 201514594 A	11/02/2015 05/03/2015 04/02/2015 16/04/2015
US 2003-0137521 A1	24/07/2003	AU 1996-69550 B2 AU 1999-31904 A1 AU 1999-34875 A1 AU 1999-35526 A1 AU 1999-37678 A1 AU 1999-39872 A1 AU 1999-47039 A1 AU 1999-50946 A1 AU 1999-50948 A1 AU 1999-52243 A1 AU 2002-366174 A1 AU 2002-366174 A8 AU 2003-239619 A1 AU 2003-239619 A8 AU 2004-285022 A1 CA 2300827 A1 CA 2300830 A1 CA 2300830 C CA 2300849 A1 CA 2320788 A1 CA 2321131 A1 CA 2321131 C CA 2323879 A1 CA 2323879 C CA 2329173 A1 CA 2330950 A1 CA 2333358 A1 CA 2336101 A1 CA 2336596 A1 CA 2336744 A1 CA 2497391 A1 CA 2544350 A1 CA 2553137 A1 CA 2612822 A1 CN 100412936 C CN 100430986 C CN 100434959 C CN 100437714 C CN 100446072 C CN 100504997 C CN 100505005 C CN 101027711 A	26/10/2000 11/10/1999 01/11/1999 01/11/1999 16/11/1999 29/11/1999 10/01/2000 01/02/2000 01/02/2000 14/02/2000 10/06/2003 10/06/2003 31/12/2003 31/12/2003 12/05/2005 04/03/1999 04/03/1999 10/04/2007 04/03/1999 23/09/1999 21/10/1999 08/04/2008 21/10/1999 16/01/2007 04/11/1999 18/11/1999 29/12/1999 20/01/2000 20/01/2000 03/02/2000 17/08/2006 12/05/2005 29/01/1998 12/01/2006 20/08/2008 05/11/2008 19/11/2008 26/11/2008 24/12/2008 24/06/2009 24/06/2009 29/08/2007

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/016286

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		CN 101261812 A	10/09/2008
		CN 101261812 B	08/12/2010
		CN 101373581 A	25/02/2009
		CN 101373581 B	16/07/2014
		CN 101387809 A	18/03/2009
		CN 101390148 A	18/03/2009
		CN 101390148 B	06/07/2011
		CN 101393369 A	25/03/2009
		CN 101393369 B	27/03/2013
		CN 101430864 A	13/05/2009
		CN 101430864 B	07/03/2012
		CN 101601080 A	09/12/2009
		CN 101601080 B	23/10/2013
		CN 101676980 A	24/03/2010
		CN 101676980 B	04/06/2014
		CN 101800033 A	11/08/2010
		CN 101800033 B	29/05/2013
		CN 101800034 A	11/08/2010
		CN 101800034 B	06/03/2013
		CN 101826304 A	08/09/2010
		CN 101826304 B	14/03/2012
		CN 101859544 A	13/10/2010
		CN 101859544 B	04/07/2012
		CN 101882423 A	10/11/2010
		CN 101882423 B	12/02/2014
		CN 102027528 A	20/04/2011
		CN 102027528 B	27/08/2014
		CN 102074200 A	25/05/2011
		CN 102074200 B	28/11/2012
		CN 102640043 A	15/08/2012
		CN 102640043 B	01/10/2014
		CN 102768822 A	07/11/2012
		CN 102768822 B	02/12/2015
		CN 102789758 A	21/11/2012
		CN 102789764 A	21/11/2012
		CN 102789764 B	27/05/2015
		CN 102939561 A	20/02/2013
		CN 103474034 A	25/12/2013
		CN 104238227 A	24/12/2014
		CN 1282027 C	25/10/2006
		CN 1500229 A	26/05/2004
		CN 1589462 A	02/03/2005
		CN 1589462 B	27/03/2013
		CN 1659618 A	24/08/2005
		CN 1768366 A	03/05/2006
		CN 1813279 A	02/08/2006
		CN 1813281 A	02/08/2006
		CN 1890594 A	03/01/2007
		CN 1938746 A	28/03/2007
		EP 0839356 A2	20/03/2002

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/016286

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		EP 1010035 A1	21/06/2000
		EP 1010035 B1	27/10/2004
		EP 1010036 A1	21/06/2000
		EP 1010036 B1	23/06/2004
		EP 1010037 A1	21/06/2000
		EP 1010037 B1	07/05/2003
		EP 1064584 A1	03/01/2001
		EP 1064584 B1	19/05/2004
		EP 1070276 A1	24/01/2001
		EP 1070276 B1	01/06/2005
		EP 1075670 A1	14/02/2001
		EP 1075670 B1	17/12/2008
		EP 1078331 A2	28/02/2001
		EP 1093600 A1	25/04/2001
		EP 1093600 B1	15/09/2004
		EP 1095354 A1	02/05/2001
		EP 1095354 B1	27/11/2002
		EP 1099207 A1	16/05/2001
		EP 1099207 B1	27/03/2002
		EP 1105772 A1	13/06/2001
		EP 1105772 B1	23/06/2004
		EP 1145072 A2	17/10/2001
		EP 1145072 B1	07/05/2003
		EP 1231500 A3	09/07/2003
		EP 1231500 B1	07/03/2007
		EP 1335211 A2	13/08/2003
		EP 1335211 A3	26/11/2003
		EP 1335211 B1	03/06/2015
		EP 1340216 A2	03/09/2003
		EP 1370905 A1	17/12/2003
		EP 1370905 B1	05/01/2011
		EP 1390810 A1	25/02/2004
		EP 1390810 B1	26/04/2006
		EP 1393122 A1	03/03/2004
		EP 1446791 A2	18/08/2004
		EP 1446791 B1	09/09/2015
		EP 1482355 A2	01/12/2004
		EP 1482355 A3	20/04/2005
		EP 1482355 B1	27/12/2006
		EP 1507165 A1	16/02/2005
		EP 1512137 A2	09/03/2005
		EP 1557714 A2	27/07/2005
		EP 1557714 A3	28/09/2005
		EP 1557714 B1	06/11/2013
		EP 1614097 A1	11/01/2006
		EP 1623405 A2	08/02/2006
		EP 1623405 B1	29/07/2015
		EP 1639574 A1	29/03/2006
		EP 1639574 B1	22/04/2015
		EP 1666964 A2	07/06/2006

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/016286

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		EP 1666964 A3	14/03/2007
		EP 1671172 A2	21/06/2006
		EP 1671172 A4	22/08/2007
		EP 1680406 A1	19/07/2006
		EP 1697786 A2	06/09/2006
		EP 1735652 A2	27/12/2006
		EP 1743316 A2	17/01/2007
		EP 1754995 A2	21/02/2007
		EP 1754995 A3	23/05/2007
		EP 1754995 B1	04/04/2012
		EP 1772768 A2	11/04/2007
		EP 1772768 A3	16/07/2008
		EP 1784813 A2	16/05/2007
		EP 2122405 A2	25/11/2009
		EP 2126885 A1	02/12/2009
		EP 2126885 B1	02/01/2013
		EP 2548077 A2	23/01/2013
		EP 2555182 A1	06/02/2013
		JP 2001-500172 A	09/01/2001
		JP 2002-504696 A	12/02/2002
		JP 2002-507765 A	12/03/2002
		JP 2002-511606 A	16/04/2002
		JP 2002-511607 A	16/04/2002
		JP 2002-513169 A	08/05/2002
		JP 2002-514793 A	21/05/2002
		JP 2002-520655 A	09/07/2002
		JP 2004-252465 A	09/09/2004
		JP 2004-500583 A	08/01/2004
		JP 2004-500584 A	08/01/2004
		JP 2004-522179 A	22/07/2004
		JP 2004-524570 A	12/08/2004
		JP 2004-526199 A	26/08/2004
		JP 2004-526210 A	26/08/2004
		JP 2005-227795 A	25/08/2005
		JP 2005-509925 A	14/04/2005
		JP 2005-530201 A	06/10/2005
		JP 2006-003906 A	05/01/2006
		JP 2006-003921 A	05/01/2006
		JP 2006-011483 A	12/01/2006
		JP 2006-058901 A	02/03/2006
		JP 2006-189899 A	20/07/2006
		JP 2006-522372 A	28/09/2006
		JP 3833266 B2	11/10/2006
		JP 3901197 B2	04/04/2007
		JP 4105107 B2	25/06/2008
		JP 4188091 B2	26/11/2008
		JP 4209436 B2	14/01/2009
		JP 4410135 B2	03/02/2010
		JP 4460149 B2	12/05/2010
		JP 4460150 B2	12/05/2010

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/016286

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		JP 4460151 B2	12/05/2010
		JP 4460507 B2	12/05/2010
		JP 4460508 B2	12/05/2010
		JP 4568429 B2	27/10/2010
		JP 4568477 B2	27/10/2010
		JP 4599349 B2	15/12/2010
		JP 4615860 B2	19/01/2011
		JP 4651193 B2	16/03/2011
		JP 4651383 B2	16/03/2011
		JP 4664501 B2	06/04/2011
		JP 4672727 B2	20/04/2011
		JP 4740943 B2	03/08/2011
		JP 4776532 B2	21/09/2011
		JP 4790622 B2	12/10/2011
		JP 4848280 B2	28/12/2011
		JP 4852478 B2	11/01/2012
		JP 4852572 B2	11/01/2012
		JP 4889129 B2	07/03/2012
		JP 4938266 B2	23/05/2012
		JP 4940227 B2	30/05/2012
		JP 5005800 B2	22/08/2012
		JP 5008791 B2	22/08/2012
		JP 5047331 B2	10/10/2012
		JP 5117470 B2	16/01/2013
		JP 5250580 B2	31/07/2013
		JP 5421965 B2	19/02/2014
		JP 5421966 B2	19/02/2014
		JP 5542283 B2	09/07/2014
		JP 5560294 B2	23/07/2014
		JP 5580891 B2	27/08/2014
		JP 5615851 B2	29/10/2014
		JP 5616207 B2	29/10/2014
		JP 5618811 B2	05/11/2014
		JP 5632164 B2	26/11/2014
		JP 5632861 B2	26/11/2014
		JP 5641721 B2	17/12/2014
		JP 5706606 B2	22/04/2015
		JP 5718651 B2	13/05/2015
		JP 5734395 B2	17/06/2015
		JP 5739319 B2	24/06/2015
		JP 5758440 B2	05/08/2015
		JP 5785584 B2	30/09/2015
		JP 5805167 B2	04/11/2015
JP 2004-163596 A	10/06/2004	None	
JP 2008-164843 A	17/07/2008	JP 4997399 B2	08/08/2012
		US 2008-0158450 A1	03/07/2008
		US 8188964 B2	29/05/2012